pinctrl.h 927 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. #ifndef _PINCTRL_H
  2. #define _PINCTRL_H
  3. #ifdef __cplusplus
  4. extern "C" {
  5. #endif
  6. typedef enum {
  7. PGRP_I2C0,
  8. PGRP_I2C1,
  9. PGRP_LCD_TTL_CH0,
  10. PGRP_LCD_TTL_CH1,
  11. PGRP_LCD_LVDS,
  12. PGRP_LCD_SRGB,
  13. PGRP_LCD_ITU601,
  14. PGRP_UART0,
  15. PGRP_UART1,
  16. PGRP_UART2,
  17. PGRP_UART3,
  18. PGRP_SPI0,
  19. PGRP_SPI1,
  20. PGRP_SPI2,
  21. PGRP_PWM0,
  22. PGRP_PWM1,
  23. PGRP_PWM2,
  24. PGRP_PWM3,
  25. PGRP_PWM4,
  26. PGRP_PWM5,
  27. PGRP_PWM6,
  28. PGRP_PWM7,
  29. PGRP_PWM0_IN,
  30. PGRP_PWM1_IN,
  31. PGRP_PWM2_IN,
  32. PGRP_PWM3_IN,
  33. PGRP_SDMMC0,
  34. PGRP_SDMMC1,
  35. PGRP_ITU_CH0,
  36. PGRP_ITU_CH0_INV,
  37. PGRP_ITU_CH1,
  38. PGRP_ITU_CH1_INV,
  39. PGRP_I2S0_PLAY,
  40. PGRP_I2S0_RECORD,
  41. PGRP_I2S1_PLAY,
  42. PGRP_I2S1_RECORD,
  43. PGRP_RCRT,
  44. PGRP_ETH,
  45. PGRP_ITU_CH0_MIPI,
  46. }ePingroupID;
  47. typedef enum {
  48. PAD_DRIVE_DEFAULT,
  49. PAD_DRIVE_2MA,
  50. PAD_DRIVE_4MA,
  51. PAD_DRIVE_8MA,
  52. PAD_DRIVE_12MA,
  53. }ePadDrive;
  54. void vPinctrlSetup(void);
  55. void pinctrl_gpio_request(int gpio);
  56. void pinctrl_set_group(int groupid);
  57. #ifdef __cplusplus
  58. }
  59. #endif
  60. #endif