arm-ni.rst 987 B

1234567891011121314151617
  1. ====================================
  2. Arm Network-on Chip Interconnect PMU
  3. ====================================
  4. NI-700 and friends implement a distinct PMU for each clock domain within the
  5. interconnect. Correspondingly, the driver exposes multiple PMU devices named
  6. arm_ni_<x>_cd_<y>, where <x> is an (arbitrary) instance identifier and <y> is
  7. the clock domain ID within that particular instance. If multiple NI instances
  8. exist within a system, the PMU devices can be correlated with the underlying
  9. hardware instance via sysfs parentage.
  10. Each PMU exposes base event aliases for the interface types present in its clock
  11. domain. These require qualifying with the "eventid" and "nodeid" parameters
  12. to specify the event code to count and the interface at which to count it
  13. (per the configured hardware ID as reflected in the xxNI_NODE_INFO register).
  14. The exception is the "cycles" alias for the PMU cycle counter, which is encoded
  15. with the PMU node type and needs no further qualification.