intel,ixp4xx-ahb-queue-manager.yaml 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2. # Copyright 2019 Linaro Ltd.
  3. %YAML 1.2
  4. ---
  5. $id: http://devicetree.org/schemas/misc/intel,ixp4xx-ahb-queue-manager.yaml#
  6. $schema: http://devicetree.org/meta-schemas/core.yaml#
  7. title: Intel IXP4xx AHB Queue Manager
  8. maintainers:
  9. - Linus Walleij <linus.walleij@linaro.org>
  10. description: |
  11. The IXP4xx AHB Queue Manager maintains queues as circular buffers in
  12. an 8KB embedded SRAM along with hardware pointers. It is used by both
  13. the XScale processor and the NPEs (Network Processing Units) in the
  14. IXP4xx for accelerating queues, especially for networking. Clients pick
  15. queues from the queue manager with foo-queue = <&qmgr N> where the
  16. &qmgr is a phandle to the queue manager and N is the queue resource
  17. number. The queue resources available and their specific purpose
  18. on a certain IXP4xx system will vary.
  19. properties:
  20. compatible:
  21. items:
  22. - const: intel,ixp4xx-ahb-queue-manager
  23. reg:
  24. maxItems: 1
  25. interrupts:
  26. items:
  27. - description: Interrupt for queues 0-31
  28. - description: Interrupt for queues 32-63
  29. required:
  30. - compatible
  31. - reg
  32. - interrupts
  33. additionalProperties: false
  34. examples:
  35. - |
  36. #include <dt-bindings/interrupt-controller/irq.h>
  37. qmgr: queue-manager@60000000 {
  38. compatible = "intel,ixp4xx-ahb-queue-manager";
  39. reg = <0x60000000 0x4000>;
  40. interrupts = <3 IRQ_TYPE_LEVEL_HIGH>, <4 IRQ_TYPE_LEVEL_HIGH>;
  41. };