mxicy,nand-ecc-engine.yaml 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/mtd/mxicy,nand-ecc-engine.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Macronix NAND ECC engine
  7. maintainers:
  8. - Miquel Raynal <miquel.raynal@bootlin.com>
  9. properties:
  10. compatible:
  11. const: mxicy,nand-ecc-engine-rev3
  12. reg:
  13. maxItems: 1
  14. clocks:
  15. maxItems: 1
  16. interrupts:
  17. maxItems: 1
  18. required:
  19. - compatible
  20. - reg
  21. additionalProperties: false
  22. examples:
  23. - |
  24. /* External configuration */
  25. spi_controller0: spi@43c30000 {
  26. compatible = "mxicy,mx25f0a-spi";
  27. reg = <0x43c30000 0x10000>, <0xa0000000 0x4000000>;
  28. reg-names = "regs", "dirmap";
  29. clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 15>;
  30. clock-names = "send_clk", "send_dly_clk", "ps_clk";
  31. #address-cells = <1>;
  32. #size-cells = <0>;
  33. flash@0 {
  34. compatible = "spi-nand";
  35. reg = <0>;
  36. nand-ecc-engine = <&ecc_engine0>;
  37. };
  38. };
  39. ecc_engine0: ecc@43c40000 {
  40. compatible = "mxicy,nand-ecc-engine-rev3";
  41. reg = <0x43c40000 0x10000>;
  42. };
  43. - |
  44. /* Pipelined configuration */
  45. spi_controller1: spi@43c30000 {
  46. compatible = "mxicy,mx25f0a-spi";
  47. reg = <0x43c30000 0x10000>, <0xa0000000 0x4000000>;
  48. reg-names = "regs", "dirmap";
  49. clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 15>;
  50. clock-names = "send_clk", "send_dly_clk", "ps_clk";
  51. #address-cells = <1>;
  52. #size-cells = <0>;
  53. nand-ecc-engine = <&ecc_engine1>;
  54. flash@0 {
  55. compatible = "spi-nand";
  56. reg = <0>;
  57. nand-ecc-engine = <&spi_controller1>;
  58. };
  59. };
  60. ecc_engine1: ecc@43c40000 {
  61. compatible = "mxicy,nand-ecc-engine-rev3";
  62. reg = <0x43c40000 0x10000>;
  63. };