pwm-tiehrpwm.yaml 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/pwm/pwm-tiehrpwm.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: TI SOC EHRPWM based PWM controller
  7. maintainers:
  8. - Vignesh R <vigneshr@ti.com>
  9. allOf:
  10. - $ref: pwm.yaml#
  11. properties:
  12. compatible:
  13. oneOf:
  14. - const: ti,am3352-ehrpwm
  15. - items:
  16. - enum:
  17. - ti,da850-ehrpwm
  18. - ti,am4372-ehrpwm
  19. - ti,dra746-ehrpwm
  20. - ti,am654-ehrpwm
  21. - ti,am64-epwm
  22. - const: ti,am3352-ehrpwm
  23. reg:
  24. maxItems: 1
  25. "#pwm-cells":
  26. const: 3
  27. description: |
  28. See pwm.yaml in this directory for a description of the cells format.
  29. The only third cell flag supported by this binding is PWM_POLARITY_INVERTED.
  30. clock-names:
  31. items:
  32. - const: tbclk
  33. - const: fck
  34. clocks:
  35. maxItems: 2
  36. power-domains:
  37. maxItems: 1
  38. required:
  39. - compatible
  40. - reg
  41. - clocks
  42. - clock-names
  43. additionalProperties: false
  44. examples:
  45. - |
  46. ehrpwm0: pwm@48300200 { /* EHRPWM on am33xx */
  47. compatible = "ti,am3352-ehrpwm";
  48. #pwm-cells = <3>;
  49. reg = <0x48300200 0x100>;
  50. clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
  51. clock-names = "tbclk", "fck";
  52. };