microchip,rst.yaml 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/reset/microchip,rst.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Microchip Sparx5 Switch Reset Controller
  7. maintainers:
  8. - Steen Hegelund <steen.hegelund@microchip.com>
  9. - Lars Povlsen <lars.povlsen@microchip.com>
  10. description: |
  11. The Microchip Sparx5 Switch provides reset control and implements the following
  12. functions
  13. - One Time Switch Core Reset (Soft Reset)
  14. properties:
  15. $nodename:
  16. pattern: "^reset-controller@[0-9a-f]+$"
  17. compatible:
  18. enum:
  19. - microchip,sparx5-switch-reset
  20. - microchip,lan966x-switch-reset
  21. reg:
  22. items:
  23. - description: global control block registers
  24. reg-names:
  25. items:
  26. - const: gcb
  27. "#reset-cells":
  28. const: 1
  29. cpu-syscon:
  30. $ref: /schemas/types.yaml#/definitions/phandle
  31. description: syscon used to access CPU reset
  32. required:
  33. - compatible
  34. - reg
  35. - reg-names
  36. - "#reset-cells"
  37. - cpu-syscon
  38. additionalProperties: false
  39. examples:
  40. - |
  41. reset: reset-controller@11010008 {
  42. compatible = "microchip,sparx5-switch-reset";
  43. reg = <0x11010008 0x4>;
  44. reg-names = "gcb";
  45. #reset-cells = <1>;
  46. cpu-syscon = <&cpu_ctrl>;
  47. };