nvidia,tegra234-xusb.yaml 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/usb/nvidia,tegra234-xusb.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: NVIDIA Tegra234 xHCI controller
  7. maintainers:
  8. - Thierry Reding <thierry.reding@gmail.com>
  9. - Jon Hunter <jonathanh@nvidia.com>
  10. description: |
  11. The Tegra xHCI controller supports both USB2 and USB3 interfaces exposed by
  12. the Tegra XUSB pad controller. The xHCI controller controls up to eight
  13. ports; there are four USB 2.0 ports and four USB 3.2 Gen1 x1 ports.
  14. properties:
  15. compatible:
  16. const: nvidia,tegra234-xusb
  17. reg:
  18. items:
  19. - description: xHCI host registers
  20. - description: XUSB FPCI registers
  21. - description: XUSB bar2 registers
  22. reg-names:
  23. items:
  24. - const: hcd
  25. - const: fpci
  26. - const: bar2
  27. interrupts:
  28. items:
  29. - description: xHCI host interrupt
  30. - description: mailbox interrupt
  31. clocks:
  32. items:
  33. - description: XUSB host clock
  34. - description: XUSB Falcon source clock
  35. - description: XUSB SuperSpeed clock
  36. - description: XUSB SuperSpeed source clock
  37. - description: XUSB HighSpeed clock source
  38. - description: XUSB FullSpeed clock source
  39. - description: USB PLL
  40. - description: reference clock
  41. - description: I/O PLL
  42. clock-names:
  43. items:
  44. - const: xusb_host
  45. - const: xusb_falcon_src
  46. - const: xusb_ss
  47. - const: xusb_ss_src
  48. - const: xusb_hs_src
  49. - const: xusb_fs_src
  50. - const: pll_u_480m
  51. - const: clk_m
  52. - const: pll_e
  53. interconnects:
  54. items:
  55. - description: read client
  56. - description: write client
  57. interconnect-names:
  58. items:
  59. - const: dma-mem # read
  60. - const: write
  61. iommus:
  62. maxItems: 1
  63. nvidia,xusb-padctl:
  64. $ref: /schemas/types.yaml#/definitions/phandle
  65. description: phandle to the XUSB pad controller that is used to configure
  66. the USB pads used by the XHCI controller
  67. phys:
  68. minItems: 1
  69. maxItems: 8
  70. phy-names:
  71. minItems: 1
  72. maxItems: 8
  73. items:
  74. enum:
  75. - usb2-0
  76. - usb2-1
  77. - usb2-2
  78. - usb2-3
  79. - usb3-0
  80. - usb3-1
  81. - usb3-2
  82. - usb3-3
  83. power-domains:
  84. items:
  85. - description: XUSBC power domain (for Host and USB 2.0)
  86. - description: XUSBA power domain (for SuperSpeed)
  87. power-domain-names:
  88. items:
  89. - const: xusb_host
  90. - const: xusb_ss
  91. dma-coherent: true
  92. allOf:
  93. - $ref: usb-xhci.yaml
  94. unevaluatedProperties: false
  95. examples:
  96. - |
  97. #include <dt-bindings/clock/tegra234-clock.h>
  98. #include <dt-bindings/interrupt-controller/arm-gic.h>
  99. #include <dt-bindings/memory/tegra234-mc.h>
  100. #include <dt-bindings/power/tegra234-powergate.h>
  101. usb@3610000 {
  102. compatible = "nvidia,tegra234-xusb";
  103. reg = <0x03610000 0x40000>,
  104. <0x03600000 0x10000>,
  105. <0x03650000 0x10000>;
  106. reg-names = "hcd", "fpci", "bar2";
  107. interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
  108. <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
  109. clocks = <&bpmp TEGRA234_CLK_XUSB_CORE_HOST>,
  110. <&bpmp TEGRA234_CLK_XUSB_FALCON>,
  111. <&bpmp TEGRA234_CLK_XUSB_CORE_SS>,
  112. <&bpmp TEGRA234_CLK_XUSB_SS>,
  113. <&bpmp TEGRA234_CLK_CLK_M>,
  114. <&bpmp TEGRA234_CLK_XUSB_FS>,
  115. <&bpmp TEGRA234_CLK_UTMIP_PLL>,
  116. <&bpmp TEGRA234_CLK_CLK_M>,
  117. <&bpmp TEGRA234_CLK_PLLE>;
  118. clock-names = "xusb_host", "xusb_falcon_src",
  119. "xusb_ss", "xusb_ss_src", "xusb_hs_src",
  120. "xusb_fs_src", "pll_u_480m", "clk_m",
  121. "pll_e";
  122. interconnects = <&mc TEGRA234_MEMORY_CLIENT_XUSB_HOSTR &emc>,
  123. <&mc TEGRA234_MEMORY_CLIENT_XUSB_HOSTW &emc>;
  124. interconnect-names = "dma-mem", "write";
  125. iommus = <&smmu_niso1 TEGRA234_SID_XUSB_HOST>;
  126. power-domains = <&bpmp TEGRA234_POWER_DOMAIN_XUSBC>,
  127. <&bpmp TEGRA234_POWER_DOMAIN_XUSBA>;
  128. power-domain-names = "xusb_host", "xusb_ss";
  129. nvidia,xusb-padctl = <&xusb_padctl>;
  130. phys = <&pad_lanes_usb2_0>;
  131. phy-names = "usb2-0";
  132. };