meson_encoder_hdmi.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2016 BayLibre, SAS
  4. * Author: Neil Armstrong <narmstrong@baylibre.com>
  5. * Copyright (C) 2015 Amlogic, Inc. All rights reserved.
  6. */
  7. #include <linux/clk.h>
  8. #include <linux/component.h>
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/of_graph.h>
  13. #include <linux/of_platform.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/regulator/consumer.h>
  16. #include <linux/reset.h>
  17. #include <media/cec-notifier.h>
  18. #include <drm/drm_atomic_helper.h>
  19. #include <drm/drm_bridge.h>
  20. #include <drm/drm_bridge_connector.h>
  21. #include <drm/drm_device.h>
  22. #include <drm/drm_edid.h>
  23. #include <drm/drm_probe_helper.h>
  24. #include <drm/drm_simple_kms_helper.h>
  25. #include <linux/media-bus-format.h>
  26. #include <linux/videodev2.h>
  27. #include "meson_drv.h"
  28. #include "meson_registers.h"
  29. #include "meson_vclk.h"
  30. #include "meson_venc.h"
  31. #include "meson_encoder_hdmi.h"
  32. struct meson_encoder_hdmi {
  33. struct drm_encoder encoder;
  34. struct drm_bridge bridge;
  35. struct drm_bridge *next_bridge;
  36. struct drm_connector *connector;
  37. struct meson_drm *priv;
  38. unsigned long output_bus_fmt;
  39. struct cec_notifier *cec_notifier;
  40. };
  41. #define bridge_to_meson_encoder_hdmi(x) \
  42. container_of(x, struct meson_encoder_hdmi, bridge)
  43. static int meson_encoder_hdmi_attach(struct drm_bridge *bridge,
  44. enum drm_bridge_attach_flags flags)
  45. {
  46. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  47. return drm_bridge_attach(bridge->encoder, encoder_hdmi->next_bridge,
  48. &encoder_hdmi->bridge, flags);
  49. }
  50. static void meson_encoder_hdmi_detach(struct drm_bridge *bridge)
  51. {
  52. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  53. cec_notifier_conn_unregister(encoder_hdmi->cec_notifier);
  54. encoder_hdmi->cec_notifier = NULL;
  55. }
  56. static void meson_encoder_hdmi_set_vclk(struct meson_encoder_hdmi *encoder_hdmi,
  57. const struct drm_display_mode *mode)
  58. {
  59. struct meson_drm *priv = encoder_hdmi->priv;
  60. int vic = drm_match_cea_mode(mode);
  61. unsigned long long phy_freq;
  62. unsigned long long vclk_freq;
  63. unsigned long long venc_freq;
  64. unsigned long long hdmi_freq;
  65. vclk_freq = mode->clock * 1000ULL;
  66. /* For 420, pixel clock is half unlike venc clock */
  67. if (encoder_hdmi->output_bus_fmt == MEDIA_BUS_FMT_UYYVYY8_0_5X24)
  68. vclk_freq /= 2;
  69. /* TMDS clock is pixel_clock * 10 */
  70. phy_freq = vclk_freq * 10;
  71. if (!vic) {
  72. meson_vclk_setup(priv, MESON_VCLK_TARGET_DMT, phy_freq,
  73. vclk_freq, vclk_freq, vclk_freq, false);
  74. return;
  75. }
  76. /* 480i/576i needs global pixel doubling */
  77. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  78. vclk_freq *= 2;
  79. venc_freq = vclk_freq;
  80. hdmi_freq = vclk_freq;
  81. /* VENC double pixels for 1080i, 720p and YUV420 modes */
  82. if (meson_venc_hdmi_venc_repeat(vic) ||
  83. encoder_hdmi->output_bus_fmt == MEDIA_BUS_FMT_UYYVYY8_0_5X24)
  84. venc_freq *= 2;
  85. vclk_freq = max(venc_freq, hdmi_freq);
  86. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  87. venc_freq /= 2;
  88. dev_dbg(priv->dev,
  89. "phy:%lluHz vclk=%lluHz venc=%lluHz hdmi=%lluHz enci=%d\n",
  90. phy_freq, vclk_freq, venc_freq, hdmi_freq,
  91. priv->venc.hdmi_use_enci);
  92. meson_vclk_setup(priv, MESON_VCLK_TARGET_HDMI, phy_freq, vclk_freq,
  93. venc_freq, hdmi_freq, priv->venc.hdmi_use_enci);
  94. }
  95. static enum drm_mode_status meson_encoder_hdmi_mode_valid(struct drm_bridge *bridge,
  96. const struct drm_display_info *display_info,
  97. const struct drm_display_mode *mode)
  98. {
  99. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  100. struct meson_drm *priv = encoder_hdmi->priv;
  101. bool is_hdmi2_sink = display_info->hdmi.scdc.supported;
  102. unsigned long long clock = mode->clock * 1000ULL;
  103. unsigned long long phy_freq;
  104. unsigned long long vclk_freq;
  105. unsigned long long venc_freq;
  106. unsigned long long hdmi_freq;
  107. int vic = drm_match_cea_mode(mode);
  108. enum drm_mode_status status;
  109. dev_dbg(priv->dev, "Modeline " DRM_MODE_FMT "\n", DRM_MODE_ARG(mode));
  110. /* If sink does not support 540MHz, reject the non-420 HDMI2 modes */
  111. if (display_info->max_tmds_clock &&
  112. mode->clock > display_info->max_tmds_clock &&
  113. !drm_mode_is_420_only(display_info, mode) &&
  114. !drm_mode_is_420_also(display_info, mode))
  115. return MODE_BAD;
  116. /* Check against non-VIC supported modes */
  117. if (!vic) {
  118. status = meson_venc_hdmi_supported_mode(mode);
  119. if (status != MODE_OK)
  120. return status;
  121. return meson_vclk_dmt_supported_freq(priv, clock);
  122. /* Check against supported VIC modes */
  123. } else if (!meson_venc_hdmi_supported_vic(vic))
  124. return MODE_BAD;
  125. vclk_freq = clock;
  126. /* For 420, pixel clock is half unlike venc clock */
  127. if (drm_mode_is_420_only(display_info, mode) ||
  128. (!is_hdmi2_sink &&
  129. drm_mode_is_420_also(display_info, mode)))
  130. vclk_freq /= 2;
  131. /* TMDS clock is pixel_clock * 10 */
  132. phy_freq = vclk_freq * 10;
  133. /* 480i/576i needs global pixel doubling */
  134. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  135. vclk_freq *= 2;
  136. venc_freq = vclk_freq;
  137. hdmi_freq = vclk_freq;
  138. /* VENC double pixels for 1080i, 720p and YUV420 modes */
  139. if (meson_venc_hdmi_venc_repeat(vic) ||
  140. drm_mode_is_420_only(display_info, mode) ||
  141. (!is_hdmi2_sink &&
  142. drm_mode_is_420_also(display_info, mode)))
  143. venc_freq *= 2;
  144. vclk_freq = max(venc_freq, hdmi_freq);
  145. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  146. venc_freq /= 2;
  147. dev_dbg(priv->dev,
  148. "%s: vclk:%lluHz phy=%lluHz venc=%lluHz hdmi=%lluHz\n",
  149. __func__, phy_freq, vclk_freq, venc_freq, hdmi_freq);
  150. return meson_vclk_vic_supported_freq(priv, phy_freq, vclk_freq);
  151. }
  152. static void meson_encoder_hdmi_atomic_enable(struct drm_bridge *bridge,
  153. struct drm_bridge_state *bridge_state)
  154. {
  155. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  156. struct drm_atomic_state *state = bridge_state->base.state;
  157. unsigned int ycrcb_map = VPU_HDMI_OUTPUT_CBYCR;
  158. struct meson_drm *priv = encoder_hdmi->priv;
  159. struct drm_connector_state *conn_state;
  160. const struct drm_display_mode *mode;
  161. struct drm_crtc_state *crtc_state;
  162. struct drm_connector *connector;
  163. bool yuv420_mode = false;
  164. int vic;
  165. connector = drm_atomic_get_new_connector_for_encoder(state, bridge->encoder);
  166. if (WARN_ON(!connector))
  167. return;
  168. conn_state = drm_atomic_get_new_connector_state(state, connector);
  169. if (WARN_ON(!conn_state))
  170. return;
  171. crtc_state = drm_atomic_get_new_crtc_state(state, conn_state->crtc);
  172. if (WARN_ON(!crtc_state))
  173. return;
  174. mode = &crtc_state->adjusted_mode;
  175. vic = drm_match_cea_mode(mode);
  176. dev_dbg(priv->dev, "\"%s\" vic %d\n", mode->name, vic);
  177. if (encoder_hdmi->output_bus_fmt == MEDIA_BUS_FMT_UYYVYY8_0_5X24) {
  178. ycrcb_map = VPU_HDMI_OUTPUT_CRYCB;
  179. yuv420_mode = true;
  180. } else if (encoder_hdmi->output_bus_fmt == MEDIA_BUS_FMT_UYVY8_1X16)
  181. ycrcb_map = VPU_HDMI_OUTPUT_CRYCB;
  182. /* VENC + VENC-DVI Mode setup */
  183. meson_venc_hdmi_mode_set(priv, vic, ycrcb_map, yuv420_mode, mode);
  184. /* VCLK Set clock */
  185. meson_encoder_hdmi_set_vclk(encoder_hdmi, mode);
  186. if (encoder_hdmi->output_bus_fmt == MEDIA_BUS_FMT_UYYVYY8_0_5X24)
  187. /* Setup YUV420 to HDMI-TX, no 10bit diphering */
  188. writel_relaxed(2 | (2 << 2),
  189. priv->io_base + _REG(VPU_HDMI_FMT_CTRL));
  190. else if (encoder_hdmi->output_bus_fmt == MEDIA_BUS_FMT_UYVY8_1X16)
  191. /* Setup YUV422 to HDMI-TX, no 10bit diphering */
  192. writel_relaxed(1 | (2 << 2),
  193. priv->io_base + _REG(VPU_HDMI_FMT_CTRL));
  194. else
  195. /* Setup YUV444 to HDMI-TX, no 10bit diphering */
  196. writel_relaxed(0, priv->io_base + _REG(VPU_HDMI_FMT_CTRL));
  197. dev_dbg(priv->dev, "%s\n", priv->venc.hdmi_use_enci ? "VENCI" : "VENCP");
  198. if (priv->venc.hdmi_use_enci)
  199. writel_relaxed(1, priv->io_base + _REG(ENCI_VIDEO_EN));
  200. else
  201. writel_relaxed(1, priv->io_base + _REG(ENCP_VIDEO_EN));
  202. }
  203. static void meson_encoder_hdmi_atomic_disable(struct drm_bridge *bridge,
  204. struct drm_bridge_state *bridge_state)
  205. {
  206. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  207. struct meson_drm *priv = encoder_hdmi->priv;
  208. writel_bits_relaxed(0x3, 0,
  209. priv->io_base + _REG(VPU_HDMI_SETTING));
  210. writel_relaxed(0, priv->io_base + _REG(ENCI_VIDEO_EN));
  211. writel_relaxed(0, priv->io_base + _REG(ENCP_VIDEO_EN));
  212. }
  213. static const u32 meson_encoder_hdmi_out_bus_fmts[] = {
  214. MEDIA_BUS_FMT_YUV8_1X24,
  215. MEDIA_BUS_FMT_UYVY8_1X16,
  216. MEDIA_BUS_FMT_UYYVYY8_0_5X24,
  217. };
  218. static u32 *
  219. meson_encoder_hdmi_get_inp_bus_fmts(struct drm_bridge *bridge,
  220. struct drm_bridge_state *bridge_state,
  221. struct drm_crtc_state *crtc_state,
  222. struct drm_connector_state *conn_state,
  223. u32 output_fmt,
  224. unsigned int *num_input_fmts)
  225. {
  226. u32 *input_fmts = NULL;
  227. int i;
  228. *num_input_fmts = 0;
  229. for (i = 0 ; i < ARRAY_SIZE(meson_encoder_hdmi_out_bus_fmts) ; ++i) {
  230. if (output_fmt == meson_encoder_hdmi_out_bus_fmts[i]) {
  231. *num_input_fmts = 1;
  232. input_fmts = kcalloc(*num_input_fmts,
  233. sizeof(*input_fmts),
  234. GFP_KERNEL);
  235. if (!input_fmts)
  236. return NULL;
  237. input_fmts[0] = output_fmt;
  238. break;
  239. }
  240. }
  241. return input_fmts;
  242. }
  243. static int meson_encoder_hdmi_atomic_check(struct drm_bridge *bridge,
  244. struct drm_bridge_state *bridge_state,
  245. struct drm_crtc_state *crtc_state,
  246. struct drm_connector_state *conn_state)
  247. {
  248. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  249. struct drm_connector_state *old_conn_state =
  250. drm_atomic_get_old_connector_state(conn_state->state, conn_state->connector);
  251. struct meson_drm *priv = encoder_hdmi->priv;
  252. encoder_hdmi->output_bus_fmt = bridge_state->output_bus_cfg.format;
  253. dev_dbg(priv->dev, "output_bus_fmt %lx\n", encoder_hdmi->output_bus_fmt);
  254. if (!drm_connector_atomic_hdr_metadata_equal(old_conn_state, conn_state))
  255. crtc_state->mode_changed = true;
  256. return 0;
  257. }
  258. static void meson_encoder_hdmi_hpd_notify(struct drm_bridge *bridge,
  259. enum drm_connector_status status)
  260. {
  261. struct meson_encoder_hdmi *encoder_hdmi = bridge_to_meson_encoder_hdmi(bridge);
  262. if (!encoder_hdmi->cec_notifier)
  263. return;
  264. if (status == connector_status_connected) {
  265. const struct drm_edid *drm_edid;
  266. const struct edid *edid;
  267. drm_edid = drm_bridge_edid_read(encoder_hdmi->next_bridge,
  268. encoder_hdmi->connector);
  269. if (!drm_edid)
  270. return;
  271. /*
  272. * FIXME: The CEC physical address should be set using
  273. * cec_notifier_set_phys_addr(encoder_hdmi->cec_notifier,
  274. * connector->display_info.source_physical_address) from a path
  275. * that has read the EDID and called
  276. * drm_edid_connector_update().
  277. */
  278. edid = drm_edid_raw(drm_edid);
  279. cec_notifier_set_phys_addr_from_edid(encoder_hdmi->cec_notifier, edid);
  280. drm_edid_free(drm_edid);
  281. } else
  282. cec_notifier_phys_addr_invalidate(encoder_hdmi->cec_notifier);
  283. }
  284. static const struct drm_bridge_funcs meson_encoder_hdmi_bridge_funcs = {
  285. .attach = meson_encoder_hdmi_attach,
  286. .detach = meson_encoder_hdmi_detach,
  287. .mode_valid = meson_encoder_hdmi_mode_valid,
  288. .hpd_notify = meson_encoder_hdmi_hpd_notify,
  289. .atomic_enable = meson_encoder_hdmi_atomic_enable,
  290. .atomic_disable = meson_encoder_hdmi_atomic_disable,
  291. .atomic_get_input_bus_fmts = meson_encoder_hdmi_get_inp_bus_fmts,
  292. .atomic_check = meson_encoder_hdmi_atomic_check,
  293. .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state,
  294. .atomic_destroy_state = drm_atomic_helper_bridge_destroy_state,
  295. .atomic_reset = drm_atomic_helper_bridge_reset,
  296. };
  297. int meson_encoder_hdmi_probe(struct meson_drm *priv)
  298. {
  299. struct meson_encoder_hdmi *meson_encoder_hdmi;
  300. struct platform_device *pdev;
  301. struct device_node *remote;
  302. int ret;
  303. meson_encoder_hdmi = devm_kzalloc(priv->dev, sizeof(*meson_encoder_hdmi), GFP_KERNEL);
  304. if (!meson_encoder_hdmi)
  305. return -ENOMEM;
  306. /* HDMI Transceiver Bridge */
  307. remote = of_graph_get_remote_node(priv->dev->of_node, 1, 0);
  308. if (!remote) {
  309. dev_err(priv->dev, "HDMI transceiver device is disabled");
  310. return 0;
  311. }
  312. meson_encoder_hdmi->next_bridge = of_drm_find_bridge(remote);
  313. if (!meson_encoder_hdmi->next_bridge) {
  314. ret = dev_err_probe(priv->dev, -EPROBE_DEFER,
  315. "Failed to find HDMI transceiver bridge\n");
  316. goto err_put_node;
  317. }
  318. /* HDMI Encoder Bridge */
  319. meson_encoder_hdmi->bridge.funcs = &meson_encoder_hdmi_bridge_funcs;
  320. meson_encoder_hdmi->bridge.of_node = priv->dev->of_node;
  321. meson_encoder_hdmi->bridge.type = DRM_MODE_CONNECTOR_HDMIA;
  322. meson_encoder_hdmi->bridge.interlace_allowed = true;
  323. drm_bridge_add(&meson_encoder_hdmi->bridge);
  324. meson_encoder_hdmi->priv = priv;
  325. /* Encoder */
  326. ret = drm_simple_encoder_init(priv->drm, &meson_encoder_hdmi->encoder,
  327. DRM_MODE_ENCODER_TMDS);
  328. if (ret) {
  329. dev_err_probe(priv->dev, ret, "Failed to init HDMI encoder\n");
  330. goto err_put_node;
  331. }
  332. meson_encoder_hdmi->encoder.possible_crtcs = BIT(0);
  333. /* Attach HDMI Encoder Bridge to Encoder */
  334. ret = drm_bridge_attach(&meson_encoder_hdmi->encoder, &meson_encoder_hdmi->bridge, NULL,
  335. DRM_BRIDGE_ATTACH_NO_CONNECTOR);
  336. if (ret) {
  337. dev_err_probe(priv->dev, ret, "Failed to attach bridge\n");
  338. goto err_put_node;
  339. }
  340. /* Initialize & attach Bridge Connector */
  341. meson_encoder_hdmi->connector = drm_bridge_connector_init(priv->drm,
  342. &meson_encoder_hdmi->encoder);
  343. if (IS_ERR(meson_encoder_hdmi->connector)) {
  344. ret = dev_err_probe(priv->dev,
  345. PTR_ERR(meson_encoder_hdmi->connector),
  346. "Unable to create HDMI bridge connector\n");
  347. goto err_put_node;
  348. }
  349. drm_connector_attach_encoder(meson_encoder_hdmi->connector,
  350. &meson_encoder_hdmi->encoder);
  351. /*
  352. * We should have now in place:
  353. * encoder->[hdmi encoder bridge]->[dw-hdmi bridge]->[display connector bridge]->[display connector]
  354. */
  355. /*
  356. * drm_connector_attach_max_bpc_property() requires the
  357. * connector to have a state.
  358. */
  359. drm_atomic_helper_connector_reset(meson_encoder_hdmi->connector);
  360. if (meson_vpu_is_compatible(priv, VPU_COMPATIBLE_GXL) ||
  361. meson_vpu_is_compatible(priv, VPU_COMPATIBLE_GXM) ||
  362. meson_vpu_is_compatible(priv, VPU_COMPATIBLE_G12A))
  363. drm_connector_attach_hdr_output_metadata_property(meson_encoder_hdmi->connector);
  364. drm_connector_attach_max_bpc_property(meson_encoder_hdmi->connector, 8, 8);
  365. /* Handle this here until handled by drm_bridge_connector_init() */
  366. meson_encoder_hdmi->connector->ycbcr_420_allowed = true;
  367. pdev = of_find_device_by_node(remote);
  368. of_node_put(remote);
  369. if (pdev) {
  370. struct cec_connector_info conn_info;
  371. struct cec_notifier *notifier;
  372. cec_fill_conn_info_from_drm(&conn_info, meson_encoder_hdmi->connector);
  373. notifier = cec_notifier_conn_register(&pdev->dev, NULL, &conn_info);
  374. if (!notifier) {
  375. put_device(&pdev->dev);
  376. return -ENOMEM;
  377. }
  378. meson_encoder_hdmi->cec_notifier = notifier;
  379. }
  380. priv->encoders[MESON_ENC_HDMI] = meson_encoder_hdmi;
  381. dev_dbg(priv->dev, "HDMI encoder initialized\n");
  382. return 0;
  383. err_put_node:
  384. of_node_put(remote);
  385. return ret;
  386. }
  387. void meson_encoder_hdmi_remove(struct meson_drm *priv)
  388. {
  389. struct meson_encoder_hdmi *meson_encoder_hdmi;
  390. if (priv->encoders[MESON_ENC_HDMI]) {
  391. meson_encoder_hdmi = priv->encoders[MESON_ENC_HDMI];
  392. drm_bridge_remove(&meson_encoder_hdmi->bridge);
  393. }
  394. }