panel-visionox-vtdr6130.c 10.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. // Copyright (c) 2023, Linaro Limited
  3. #include <linux/backlight.h>
  4. #include <linux/delay.h>
  5. #include <linux/gpio/consumer.h>
  6. #include <linux/regulator/consumer.h>
  7. #include <linux/module.h>
  8. #include <linux/of.h>
  9. #include <drm/display/drm_dsc.h>
  10. #include <drm/drm_mipi_dsi.h>
  11. #include <drm/drm_modes.h>
  12. #include <drm/drm_panel.h>
  13. #include <video/mipi_display.h>
  14. struct visionox_vtdr6130 {
  15. struct drm_panel panel;
  16. struct mipi_dsi_device *dsi;
  17. struct gpio_desc *reset_gpio;
  18. struct regulator_bulk_data *supplies;
  19. };
  20. static const struct regulator_bulk_data visionox_vtdr6130_supplies[] = {
  21. { .supply = "vddio" },
  22. { .supply = "vci" },
  23. { .supply = "vdd" },
  24. };
  25. static inline struct visionox_vtdr6130 *to_visionox_vtdr6130(struct drm_panel *panel)
  26. {
  27. return container_of(panel, struct visionox_vtdr6130, panel);
  28. }
  29. static void visionox_vtdr6130_reset(struct visionox_vtdr6130 *ctx)
  30. {
  31. gpiod_set_value_cansleep(ctx->reset_gpio, 0);
  32. usleep_range(10000, 11000);
  33. gpiod_set_value_cansleep(ctx->reset_gpio, 1);
  34. usleep_range(10000, 11000);
  35. gpiod_set_value_cansleep(ctx->reset_gpio, 0);
  36. usleep_range(10000, 11000);
  37. }
  38. static int visionox_vtdr6130_on(struct visionox_vtdr6130 *ctx)
  39. {
  40. struct mipi_dsi_device *dsi = ctx->dsi;
  41. struct mipi_dsi_multi_context dsi_ctx = { .dsi = dsi };
  42. dsi->mode_flags |= MIPI_DSI_MODE_LPM;
  43. mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK);
  44. mipi_dsi_dcs_write_seq_multi(&dsi_ctx,
  45. MIPI_DCS_WRITE_CONTROL_DISPLAY, 0x20);
  46. mipi_dsi_dcs_write_seq_multi(&dsi_ctx,
  47. MIPI_DCS_SET_DISPLAY_BRIGHTNESS, 0x00,
  48. 0x00);
  49. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x09);
  50. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6c, 0x01);
  51. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6d, 0x00);
  52. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x01);
  53. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x12, 0x00, 0x00, 0xab,
  54. 0x30, 0x80, 0x09, 0x60, 0x04, 0x38, 0x00,
  55. 0x28, 0x02, 0x1c, 0x02, 0x1c, 0x02, 0x00,
  56. 0x02, 0x0e, 0x00, 0x20, 0x03, 0xdd, 0x00,
  57. 0x07, 0x00, 0x0c, 0x02, 0x77, 0x02, 0x8b,
  58. 0x18, 0x00, 0x10, 0xf0, 0x07, 0x10, 0x20,
  59. 0x00, 0x06, 0x0f, 0x0f, 0x33, 0x0e, 0x1c,
  60. 0x2a, 0x38, 0x46, 0x54, 0x62, 0x69, 0x70,
  61. 0x77, 0x79, 0x7b, 0x7d, 0x7e, 0x02, 0x02,
  62. 0x22, 0x00, 0x2a, 0x40, 0x2a, 0xbe, 0x3a,
  63. 0xfc, 0x3a, 0xfa, 0x3a, 0xf8, 0x3b, 0x38,
  64. 0x3b, 0x78, 0x3b, 0xb6, 0x4b, 0xb6, 0x4b,
  65. 0xf4, 0x4b, 0xf4, 0x6c, 0x34, 0x84, 0x74,
  66. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00);
  67. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0, 0xaa, 0x10);
  68. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb1, 0x01, 0x38, 0x00, 0x14,
  69. 0x00, 0x1c, 0x00, 0x01, 0x66, 0x00, 0x14,
  70. 0x00, 0x14, 0x00, 0x01, 0x66, 0x00, 0x14,
  71. 0x05, 0xcc, 0x00);
  72. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0, 0xaa, 0x13);
  73. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xce, 0x09, 0x11, 0x09, 0x11,
  74. 0x08, 0xc1, 0x07, 0xfa, 0x05, 0xa4, 0x00,
  75. 0x3c, 0x00, 0x34, 0x00, 0x24, 0x00, 0x0c,
  76. 0x00, 0x0c, 0x04, 0x00, 0x35);
  77. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0, 0xaa, 0x14);
  78. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb2, 0x03, 0x33);
  79. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb4, 0x00, 0x33, 0x00, 0x00,
  80. 0x00, 0x3e, 0x00, 0x00, 0x00, 0x3e, 0x00,
  81. 0x00);
  82. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb5, 0x00, 0x09, 0x09, 0x09,
  83. 0x09, 0x09, 0x09, 0x06, 0x01);
  84. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb9, 0x00, 0x00, 0x08, 0x09,
  85. 0x09, 0x09);
  86. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbc, 0x10, 0x00, 0x00, 0x06,
  87. 0x11, 0x09, 0x3b, 0x09, 0x47, 0x09, 0x47,
  88. 0x00);
  89. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe, 0x10, 0x10, 0x00, 0x08,
  90. 0x22, 0x09, 0x19, 0x09, 0x25, 0x09, 0x25,
  91. 0x00);
  92. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0x5a, 0x80);
  93. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x14);
  94. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfa, 0x08, 0x08, 0x08);
  95. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0x5a, 0x81);
  96. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x05);
  97. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf3, 0x0f);
  98. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf0, 0xaa, 0x00);
  99. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0x5a, 0x82);
  100. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf9, 0x00);
  101. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0x51, 0x83);
  102. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x04);
  103. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf8, 0x00);
  104. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0x5a, 0x00);
  105. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x01);
  106. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf4, 0x9a);
  107. mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xff, 0x5a, 0x00);
  108. mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);
  109. mipi_dsi_msleep(&dsi_ctx, 120);
  110. mipi_dsi_dcs_set_display_on_multi(&dsi_ctx);
  111. mipi_dsi_msleep(&dsi_ctx, 20);
  112. return dsi_ctx.accum_err;
  113. }
  114. static void visionox_vtdr6130_off(struct visionox_vtdr6130 *ctx)
  115. {
  116. struct mipi_dsi_device *dsi = ctx->dsi;
  117. struct mipi_dsi_multi_context dsi_ctx = { .dsi = dsi };
  118. dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
  119. mipi_dsi_dcs_set_display_off_multi(&dsi_ctx);
  120. mipi_dsi_msleep(&dsi_ctx, 20);
  121. mipi_dsi_dcs_enter_sleep_mode_multi(&dsi_ctx);
  122. mipi_dsi_msleep(&dsi_ctx, 120);
  123. }
  124. static int visionox_vtdr6130_prepare(struct drm_panel *panel)
  125. {
  126. struct visionox_vtdr6130 *ctx = to_visionox_vtdr6130(panel);
  127. int ret;
  128. ret = regulator_bulk_enable(ARRAY_SIZE(visionox_vtdr6130_supplies),
  129. ctx->supplies);
  130. if (ret < 0)
  131. return ret;
  132. visionox_vtdr6130_reset(ctx);
  133. ret = visionox_vtdr6130_on(ctx);
  134. if (ret < 0) {
  135. gpiod_set_value_cansleep(ctx->reset_gpio, 1);
  136. regulator_bulk_disable(ARRAY_SIZE(visionox_vtdr6130_supplies),
  137. ctx->supplies);
  138. return ret;
  139. }
  140. return 0;
  141. }
  142. static int visionox_vtdr6130_unprepare(struct drm_panel *panel)
  143. {
  144. struct visionox_vtdr6130 *ctx = to_visionox_vtdr6130(panel);
  145. visionox_vtdr6130_off(ctx);
  146. gpiod_set_value_cansleep(ctx->reset_gpio, 1);
  147. regulator_bulk_disable(ARRAY_SIZE(visionox_vtdr6130_supplies),
  148. ctx->supplies);
  149. return 0;
  150. }
  151. static const struct drm_display_mode visionox_vtdr6130_mode = {
  152. .clock = (1080 + 20 + 2 + 20) * (2400 + 20 + 2 + 18) * 144 / 1000,
  153. .hdisplay = 1080,
  154. .hsync_start = 1080 + 20,
  155. .hsync_end = 1080 + 20 + 2,
  156. .htotal = 1080 + 20 + 2 + 20,
  157. .vdisplay = 2400,
  158. .vsync_start = 2400 + 20,
  159. .vsync_end = 2400 + 20 + 2,
  160. .vtotal = 2400 + 20 + 2 + 18,
  161. .width_mm = 71,
  162. .height_mm = 157,
  163. };
  164. static int visionox_vtdr6130_get_modes(struct drm_panel *panel,
  165. struct drm_connector *connector)
  166. {
  167. struct drm_display_mode *mode;
  168. mode = drm_mode_duplicate(connector->dev, &visionox_vtdr6130_mode);
  169. if (!mode)
  170. return -ENOMEM;
  171. drm_mode_set_name(mode);
  172. mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
  173. connector->display_info.width_mm = mode->width_mm;
  174. connector->display_info.height_mm = mode->height_mm;
  175. drm_mode_probed_add(connector, mode);
  176. return 1;
  177. }
  178. static const struct drm_panel_funcs visionox_vtdr6130_panel_funcs = {
  179. .prepare = visionox_vtdr6130_prepare,
  180. .unprepare = visionox_vtdr6130_unprepare,
  181. .get_modes = visionox_vtdr6130_get_modes,
  182. };
  183. static int visionox_vtdr6130_bl_update_status(struct backlight_device *bl)
  184. {
  185. struct mipi_dsi_device *dsi = bl_get_data(bl);
  186. u16 brightness = backlight_get_brightness(bl);
  187. return mipi_dsi_dcs_set_display_brightness_large(dsi, brightness);
  188. }
  189. static const struct backlight_ops visionox_vtdr6130_bl_ops = {
  190. .update_status = visionox_vtdr6130_bl_update_status,
  191. };
  192. static struct backlight_device *
  193. visionox_vtdr6130_create_backlight(struct mipi_dsi_device *dsi)
  194. {
  195. struct device *dev = &dsi->dev;
  196. const struct backlight_properties props = {
  197. .type = BACKLIGHT_RAW,
  198. .brightness = 4095,
  199. .max_brightness = 4095,
  200. };
  201. return devm_backlight_device_register(dev, dev_name(dev), dev, dsi,
  202. &visionox_vtdr6130_bl_ops, &props);
  203. }
  204. static int visionox_vtdr6130_probe(struct mipi_dsi_device *dsi)
  205. {
  206. struct device *dev = &dsi->dev;
  207. struct visionox_vtdr6130 *ctx;
  208. int ret;
  209. ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
  210. if (!ctx)
  211. return -ENOMEM;
  212. ret = devm_regulator_bulk_get_const(&dsi->dev,
  213. ARRAY_SIZE(visionox_vtdr6130_supplies),
  214. visionox_vtdr6130_supplies,
  215. &ctx->supplies);
  216. if (ret < 0)
  217. return ret;
  218. ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
  219. if (IS_ERR(ctx->reset_gpio))
  220. return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
  221. "Failed to get reset-gpios\n");
  222. ctx->dsi = dsi;
  223. mipi_dsi_set_drvdata(dsi, ctx);
  224. dsi->lanes = 4;
  225. dsi->format = MIPI_DSI_FMT_RGB888;
  226. dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_NO_EOT_PACKET |
  227. MIPI_DSI_CLOCK_NON_CONTINUOUS;
  228. ctx->panel.prepare_prev_first = true;
  229. drm_panel_init(&ctx->panel, dev, &visionox_vtdr6130_panel_funcs,
  230. DRM_MODE_CONNECTOR_DSI);
  231. ctx->panel.backlight = visionox_vtdr6130_create_backlight(dsi);
  232. if (IS_ERR(ctx->panel.backlight))
  233. return dev_err_probe(dev, PTR_ERR(ctx->panel.backlight),
  234. "Failed to create backlight\n");
  235. drm_panel_add(&ctx->panel);
  236. ret = mipi_dsi_attach(dsi);
  237. if (ret < 0) {
  238. dev_err(dev, "Failed to attach to DSI host: %d\n", ret);
  239. drm_panel_remove(&ctx->panel);
  240. return ret;
  241. }
  242. return 0;
  243. }
  244. static void visionox_vtdr6130_remove(struct mipi_dsi_device *dsi)
  245. {
  246. struct visionox_vtdr6130 *ctx = mipi_dsi_get_drvdata(dsi);
  247. int ret;
  248. ret = mipi_dsi_detach(dsi);
  249. if (ret < 0)
  250. dev_err(&dsi->dev, "Failed to detach from DSI host: %d\n", ret);
  251. drm_panel_remove(&ctx->panel);
  252. }
  253. static const struct of_device_id visionox_vtdr6130_of_match[] = {
  254. { .compatible = "visionox,vtdr6130" },
  255. { /* sentinel */ }
  256. };
  257. MODULE_DEVICE_TABLE(of, visionox_vtdr6130_of_match);
  258. static struct mipi_dsi_driver visionox_vtdr6130_driver = {
  259. .probe = visionox_vtdr6130_probe,
  260. .remove = visionox_vtdr6130_remove,
  261. .driver = {
  262. .name = "panel-visionox-vtdr6130",
  263. .of_match_table = visionox_vtdr6130_of_match,
  264. },
  265. };
  266. module_mipi_dsi_driver(visionox_vtdr6130_driver);
  267. MODULE_AUTHOR("Neil Armstrong <neil.armstrong@linaro.org>");
  268. MODULE_DESCRIPTION("Panel driver for the Visionox VTDR6130 AMOLED DSI panel");
  269. MODULE_LICENSE("GPL");