cdma.h 3.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Tegra host1x Command DMA
  4. *
  5. * Copyright (c) 2010-2013, NVIDIA Corporation.
  6. */
  7. #ifndef __HOST1X_CDMA_H
  8. #define __HOST1X_CDMA_H
  9. #include <linux/sched.h>
  10. #include <linux/completion.h>
  11. #include <linux/list.h>
  12. #include <linux/workqueue.h>
  13. struct host1x_syncpt;
  14. struct host1x_userctx_timeout;
  15. struct host1x_job;
  16. /*
  17. * cdma
  18. *
  19. * This is in charge of a host command DMA channel.
  20. * Sends ops to a push buffer, and takes responsibility for unpinning
  21. * (& possibly freeing) of memory after those ops have completed.
  22. * Producer:
  23. * begin
  24. * push - send ops to the push buffer
  25. * end - start command DMA and enqueue handles to be unpinned
  26. * Consumer:
  27. * update - call to update sync queue and push buffer, unpin memory
  28. */
  29. struct push_buffer {
  30. void *mapped; /* mapped pushbuffer memory */
  31. dma_addr_t dma; /* device address of pushbuffer */
  32. dma_addr_t phys; /* physical address of pushbuffer */
  33. u32 fence; /* index we've written */
  34. u32 pos; /* index to write to */
  35. u32 size;
  36. u32 alloc_size;
  37. };
  38. struct buffer_timeout {
  39. struct delayed_work wq; /* work queue */
  40. bool initialized; /* timer one-time setup flag */
  41. struct host1x_syncpt *syncpt; /* buffer completion syncpt */
  42. u32 syncpt_val; /* syncpt value when completed */
  43. ktime_t start_ktime; /* starting time */
  44. /* context timeout information */
  45. struct host1x_client *client;
  46. };
  47. enum cdma_event {
  48. CDMA_EVENT_NONE, /* not waiting for any event */
  49. CDMA_EVENT_SYNC_QUEUE_EMPTY, /* wait for empty sync queue */
  50. CDMA_EVENT_PUSH_BUFFER_SPACE /* wait for space in push buffer */
  51. };
  52. struct host1x_cdma {
  53. struct mutex lock; /* controls access to shared state */
  54. struct completion complete; /* signalled when event occurs */
  55. enum cdma_event event; /* event that complete is waiting for */
  56. unsigned int slots_used; /* pb slots used in current submit */
  57. unsigned int slots_free; /* pb slots free in current submit */
  58. unsigned int first_get; /* DMAGET value, where submit begins */
  59. unsigned int last_pos; /* last value written to DMAPUT */
  60. struct push_buffer push_buffer; /* channel's push buffer */
  61. struct list_head sync_queue; /* job queue */
  62. struct buffer_timeout timeout; /* channel's timeout state/wq */
  63. bool running;
  64. bool torndown;
  65. struct work_struct update_work;
  66. };
  67. #define cdma_to_channel(cdma) container_of(cdma, struct host1x_channel, cdma)
  68. #define cdma_to_host1x(cdma) dev_get_drvdata(cdma_to_channel(cdma)->dev->parent)
  69. #define pb_to_cdma(pb) container_of(pb, struct host1x_cdma, push_buffer)
  70. int host1x_cdma_init(struct host1x_cdma *cdma);
  71. int host1x_cdma_deinit(struct host1x_cdma *cdma);
  72. int host1x_cdma_begin(struct host1x_cdma *cdma, struct host1x_job *job);
  73. void host1x_cdma_push(struct host1x_cdma *cdma, u32 op1, u32 op2);
  74. void host1x_cdma_push_wide(struct host1x_cdma *cdma, u32 op1, u32 op2,
  75. u32 op3, u32 op4);
  76. void host1x_cdma_end(struct host1x_cdma *cdma, struct host1x_job *job);
  77. void host1x_cdma_update(struct host1x_cdma *cdma);
  78. void host1x_cdma_peek(struct host1x_cdma *cdma, u32 dmaget, int slot,
  79. u32 *out);
  80. unsigned int host1x_cdma_wait_locked(struct host1x_cdma *cdma,
  81. enum cdma_event event);
  82. void host1x_cdma_update_sync_queue(struct host1x_cdma *cdma,
  83. struct device *dev);
  84. #endif