sl28cpld-wdt.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Watchdog driver for the sl28cpld
  4. *
  5. * Copyright (c) 2021 Michael Walle <michael@walle.cc>
  6. */
  7. #include <common.h>
  8. #include <dm.h>
  9. #include <wdt.h>
  10. #include <sl28cpld.h>
  11. #include <div64.h>
  12. #define SL28CPLD_WDT_CTRL 0x00
  13. #define WDT_CTRL_EN0 BIT(0)
  14. #define WDT_CTRL_EN1 BIT(1)
  15. #define WDT_CTRL_EN_MASK GENMASK(1, 0)
  16. #define WDT_CTRL_LOCK BIT(2)
  17. #define WDT_CTRL_ASSERT_SYS_RESET BIT(6)
  18. #define WDT_CTRL_ASSERT_WDT_TIMEOUT BIT(7)
  19. #define SL28CPLD_WDT_TIMEOUT 0x01
  20. #define SL28CPLD_WDT_KICK 0x02
  21. #define WDT_KICK_VALUE 0x6b
  22. static int sl28cpld_wdt_reset(struct udevice *dev)
  23. {
  24. return sl28cpld_write(dev, SL28CPLD_WDT_KICK, WDT_KICK_VALUE);
  25. }
  26. static int sl28cpld_wdt_start(struct udevice *dev, u64 timeout, ulong flags)
  27. {
  28. int ret, val;
  29. val = sl28cpld_read(dev, SL28CPLD_WDT_CTRL);
  30. if (val < 0)
  31. return val;
  32. /* (1) disable watchdog */
  33. val &= ~WDT_CTRL_EN_MASK;
  34. ret = sl28cpld_write(dev, SL28CPLD_WDT_CTRL, val);
  35. if (ret)
  36. return ret;
  37. /* (2) set timeout */
  38. ret = sl28cpld_write(dev, SL28CPLD_WDT_TIMEOUT, lldiv(timeout, 1000));
  39. if (ret)
  40. return ret;
  41. /* (3) kick it, will reset timer to the timeout value */
  42. ret = sl28cpld_wdt_reset(dev);
  43. if (ret)
  44. return ret;
  45. /* (4) enable either recovery or normal one */
  46. if (flags & BIT(0))
  47. val |= WDT_CTRL_EN1;
  48. else
  49. val |= WDT_CTRL_EN0;
  50. if (flags & BIT(1))
  51. val |= WDT_CTRL_LOCK;
  52. if (flags & BIT(2))
  53. val &= ~WDT_CTRL_ASSERT_SYS_RESET;
  54. else
  55. val |= WDT_CTRL_ASSERT_SYS_RESET;
  56. if (flags & BIT(3))
  57. val |= WDT_CTRL_ASSERT_WDT_TIMEOUT;
  58. else
  59. val &= ~WDT_CTRL_ASSERT_WDT_TIMEOUT;
  60. return sl28cpld_write(dev, SL28CPLD_WDT_CTRL, val);
  61. }
  62. static int sl28cpld_wdt_stop(struct udevice *dev)
  63. {
  64. int val;
  65. val = sl28cpld_read(dev, SL28CPLD_WDT_CTRL);
  66. if (val < 0)
  67. return val;
  68. return sl28cpld_write(dev, SL28CPLD_WDT_CTRL, val & ~WDT_CTRL_EN_MASK);
  69. }
  70. static int sl28cpld_wdt_expire_now(struct udevice *dev, ulong flags)
  71. {
  72. return sl28cpld_wdt_start(dev, 0, flags);
  73. }
  74. static const struct wdt_ops sl28cpld_wdt_ops = {
  75. .start = sl28cpld_wdt_start,
  76. .reset = sl28cpld_wdt_reset,
  77. .stop = sl28cpld_wdt_stop,
  78. .expire_now = sl28cpld_wdt_expire_now,
  79. };
  80. static const struct udevice_id sl28cpld_wdt_ids[] = {
  81. { .compatible = "kontron,sl28cpld-wdt", },
  82. {}
  83. };
  84. U_BOOT_DRIVER(sl28cpld_wdt) = {
  85. .name = "sl28cpld-wdt",
  86. .id = UCLASS_WDT,
  87. .of_match = sl28cpld_wdt_ids,
  88. .ops = &sl28cpld_wdt_ops,
  89. };