loongson,htpic.yaml 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/interrupt-controller/loongson,htpic.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Loongson-3 HyperTransport Interrupt Controller
  7. maintainers:
  8. - Jiaxun Yang <jiaxun.yang@flygoat.com>
  9. allOf:
  10. - $ref: /schemas/interrupt-controller.yaml#
  11. description: |
  12. This interrupt controller is found in the Loongson-3 family of chips to transmit
  13. interrupts from PCH PIC connected on HyperTransport bus.
  14. properties:
  15. compatible:
  16. const: loongson,htpic-1.0
  17. reg:
  18. maxItems: 1
  19. interrupts:
  20. minItems: 1
  21. maxItems: 4
  22. description: |
  23. Four parent interrupts that receive chained interrupts.
  24. interrupt-controller: true
  25. '#interrupt-cells':
  26. const: 1
  27. required:
  28. - compatible
  29. - reg
  30. - interrupts
  31. - interrupt-controller
  32. - '#interrupt-cells'
  33. unevaluatedProperties: false
  34. examples:
  35. - |
  36. #include <dt-bindings/interrupt-controller/irq.h>
  37. htintc: interrupt-controller@1fb000080 {
  38. compatible = "loongson,htpic-1.0";
  39. reg = <0xfb000080 0x40>;
  40. interrupt-controller;
  41. #interrupt-cells = <1>;
  42. interrupt-parent = <&liointc>;
  43. interrupts = <24 IRQ_TYPE_LEVEL_HIGH>,
  44. <25 IRQ_TYPE_LEVEL_HIGH>,
  45. <26 IRQ_TYPE_LEVEL_HIGH>,
  46. <27 IRQ_TYPE_LEVEL_HIGH>;
  47. };
  48. ...