loongson,htvec.yaml 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/interrupt-controller/loongson,htvec.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Loongson-3 HyperTransport Interrupt Vector Controller
  7. maintainers:
  8. - Jiaxun Yang <jiaxun.yang@flygoat.com>
  9. description:
  10. This interrupt controller is found in the Loongson-3 family of chips for
  11. receiving vectorized interrupts from PCH's interrupt controller.
  12. properties:
  13. compatible:
  14. const: loongson,htvec-1.0
  15. reg:
  16. maxItems: 1
  17. interrupts:
  18. minItems: 1
  19. maxItems: 8
  20. description: Eight parent interrupts that receive chained interrupts.
  21. interrupt-controller: true
  22. '#interrupt-cells':
  23. const: 1
  24. required:
  25. - compatible
  26. - reg
  27. - interrupts
  28. - interrupt-controller
  29. - '#interrupt-cells'
  30. additionalProperties: false
  31. examples:
  32. - |
  33. #include <dt-bindings/interrupt-controller/irq.h>
  34. htvec: interrupt-controller@fb000080 {
  35. compatible = "loongson,htvec-1.0";
  36. reg = <0xfb000080 0x40>;
  37. interrupt-controller;
  38. #interrupt-cells = <1>;
  39. interrupt-parent = <&liointc>;
  40. interrupts = <24 IRQ_TYPE_LEVEL_HIGH>,
  41. <25 IRQ_TYPE_LEVEL_HIGH>,
  42. <26 IRQ_TYPE_LEVEL_HIGH>,
  43. <27 IRQ_TYPE_LEVEL_HIGH>;
  44. };
  45. ...