microchip,mfps-rtc.yaml 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/rtc/microchip,mfps-rtc.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Microchip PolarFire Soc (MPFS) RTC
  7. allOf:
  8. - $ref: rtc.yaml#
  9. maintainers:
  10. - Daire McNamara <daire.mcnamara@microchip.com>
  11. - Lewis Hanly <lewis.hanly@microchip.com>
  12. properties:
  13. compatible:
  14. enum:
  15. - microchip,mpfs-rtc
  16. reg:
  17. maxItems: 1
  18. interrupts:
  19. items:
  20. - description: |
  21. RTC_WAKEUP interrupt
  22. - description: |
  23. RTC_MATCH, asserted when the content of the Alarm register is equal
  24. to that of the RTC's count register.
  25. clocks:
  26. items:
  27. - description: |
  28. AHB clock
  29. - description: |
  30. Reference clock: divided by the prescaler to create a time-based
  31. strobe (typically 1 Hz) for the calendar counter. By default, the rtc
  32. on the PolarFire SoC shares it's reference with MTIMER so this will
  33. be a 1 MHz clock.
  34. clock-names:
  35. items:
  36. - const: rtc
  37. - const: rtcref
  38. required:
  39. - compatible
  40. - reg
  41. - interrupts
  42. - clocks
  43. - clock-names
  44. additionalProperties: false
  45. examples:
  46. - |
  47. #include "dt-bindings/clock/microchip,mpfs-clock.h"
  48. rtc@20124000 {
  49. compatible = "microchip,mpfs-rtc";
  50. reg = <0x20124000 0x1000>;
  51. clocks = <&clkcfg CLK_RTC>, <&clkcfg CLK_RTCREF>;
  52. clock-names = "rtc", "rtcref";
  53. interrupts = <80>, <81>;
  54. };
  55. ...