smp.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * linux/arch/arm/kernel/smp.c
  4. *
  5. * Copyright (C) 2002 ARM Limited, All Rights Reserved.
  6. */
  7. #include <linux/module.h>
  8. #include <linux/delay.h>
  9. #include <linux/init.h>
  10. #include <linux/spinlock.h>
  11. #include <linux/sched/mm.h>
  12. #include <linux/sched/hotplug.h>
  13. #include <linux/sched/task_stack.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/cache.h>
  16. #include <linux/profile.h>
  17. #include <linux/errno.h>
  18. #include <linux/mm.h>
  19. #include <linux/err.h>
  20. #include <linux/cpu.h>
  21. #include <linux/seq_file.h>
  22. #include <linux/irq.h>
  23. #include <linux/nmi.h>
  24. #include <linux/percpu.h>
  25. #include <linux/clockchips.h>
  26. #include <linux/completion.h>
  27. #include <linux/cpufreq.h>
  28. #include <linux/irq_work.h>
  29. #include <linux/kernel_stat.h>
  30. #include <linux/atomic.h>
  31. #include <asm/bugs.h>
  32. #include <asm/smp.h>
  33. #include <asm/cacheflush.h>
  34. #include <asm/cpu.h>
  35. #include <asm/cputype.h>
  36. #include <asm/exception.h>
  37. #include <asm/idmap.h>
  38. #include <asm/topology.h>
  39. #include <asm/mmu_context.h>
  40. #include <asm/procinfo.h>
  41. #include <asm/processor.h>
  42. #include <asm/sections.h>
  43. #include <asm/tlbflush.h>
  44. #include <asm/ptrace.h>
  45. #include <asm/smp_plat.h>
  46. #include <asm/virt.h>
  47. #include <asm/mach/arch.h>
  48. #include <asm/mpu.h>
  49. #include <trace/events/ipi.h>
  50. /*
  51. * as from 2.5, kernels no longer have an init_tasks structure
  52. * so we need some other way of telling a new secondary core
  53. * where to place its SVC stack
  54. */
  55. struct secondary_data secondary_data;
  56. enum ipi_msg_type {
  57. IPI_WAKEUP,
  58. IPI_TIMER,
  59. IPI_RESCHEDULE,
  60. IPI_CALL_FUNC,
  61. IPI_CPU_STOP,
  62. IPI_IRQ_WORK,
  63. IPI_COMPLETION,
  64. NR_IPI,
  65. /*
  66. * CPU_BACKTRACE is special and not included in NR_IPI
  67. * or tracable with trace_ipi_*
  68. */
  69. IPI_CPU_BACKTRACE = NR_IPI,
  70. /*
  71. * SGI8-15 can be reserved by secure firmware, and thus may
  72. * not be usable by the kernel. Please keep the above limited
  73. * to at most 8 entries.
  74. */
  75. MAX_IPI
  76. };
  77. static int ipi_irq_base __read_mostly;
  78. static int nr_ipi __read_mostly = NR_IPI;
  79. static struct irq_desc *ipi_desc[MAX_IPI] __read_mostly;
  80. static void ipi_setup(int cpu);
  81. static DECLARE_COMPLETION(cpu_running);
  82. static struct smp_operations smp_ops __ro_after_init;
  83. void __init smp_set_ops(const struct smp_operations *ops)
  84. {
  85. if (ops)
  86. smp_ops = *ops;
  87. };
  88. static unsigned long get_arch_pgd(pgd_t *pgd)
  89. {
  90. #ifdef CONFIG_ARM_LPAE
  91. return __phys_to_pfn(virt_to_phys(pgd));
  92. #else
  93. return virt_to_phys(pgd);
  94. #endif
  95. }
  96. #if defined(CONFIG_BIG_LITTLE) && defined(CONFIG_HARDEN_BRANCH_PREDICTOR)
  97. static int secondary_biglittle_prepare(unsigned int cpu)
  98. {
  99. if (!cpu_vtable[cpu])
  100. cpu_vtable[cpu] = kzalloc(sizeof(*cpu_vtable[cpu]), GFP_KERNEL);
  101. return cpu_vtable[cpu] ? 0 : -ENOMEM;
  102. }
  103. static void secondary_biglittle_init(void)
  104. {
  105. init_proc_vtable(lookup_processor(read_cpuid_id())->proc);
  106. }
  107. #else
  108. static int secondary_biglittle_prepare(unsigned int cpu)
  109. {
  110. return 0;
  111. }
  112. static void secondary_biglittle_init(void)
  113. {
  114. }
  115. #endif
  116. int __cpu_up(unsigned int cpu, struct task_struct *idle)
  117. {
  118. int ret;
  119. if (!smp_ops.smp_boot_secondary)
  120. return -ENOSYS;
  121. ret = secondary_biglittle_prepare(cpu);
  122. if (ret)
  123. return ret;
  124. /*
  125. * We need to tell the secondary core where to find
  126. * its stack and the page tables.
  127. */
  128. secondary_data.stack = task_stack_page(idle) + THREAD_START_SP;
  129. #ifdef CONFIG_ARM_MPU
  130. secondary_data.mpu_rgn_info = &mpu_rgn_info;
  131. #endif
  132. #ifdef CONFIG_MMU
  133. secondary_data.pgdir = virt_to_phys(idmap_pgd);
  134. secondary_data.swapper_pg_dir = get_arch_pgd(swapper_pg_dir);
  135. #endif
  136. secondary_data.task = idle;
  137. sync_cache_w(&secondary_data);
  138. /*
  139. * Now bring the CPU into our world.
  140. */
  141. ret = smp_ops.smp_boot_secondary(cpu, idle);
  142. if (ret == 0) {
  143. /*
  144. * CPU was successfully started, wait for it
  145. * to come online or time out.
  146. */
  147. wait_for_completion_timeout(&cpu_running,
  148. msecs_to_jiffies(1000));
  149. if (!cpu_online(cpu)) {
  150. pr_crit("CPU%u: failed to come online\n", cpu);
  151. ret = -EIO;
  152. }
  153. } else {
  154. pr_err("CPU%u: failed to boot: %d\n", cpu, ret);
  155. }
  156. memset(&secondary_data, 0, sizeof(secondary_data));
  157. return ret;
  158. }
  159. /* platform specific SMP operations */
  160. void __init smp_init_cpus(void)
  161. {
  162. if (smp_ops.smp_init_cpus)
  163. smp_ops.smp_init_cpus();
  164. }
  165. int platform_can_secondary_boot(void)
  166. {
  167. return !!smp_ops.smp_boot_secondary;
  168. }
  169. int platform_can_cpu_hotplug(void)
  170. {
  171. #ifdef CONFIG_HOTPLUG_CPU
  172. if (smp_ops.cpu_kill)
  173. return 1;
  174. #endif
  175. return 0;
  176. }
  177. #ifdef CONFIG_HOTPLUG_CPU
  178. static int platform_cpu_kill(unsigned int cpu)
  179. {
  180. if (smp_ops.cpu_kill)
  181. return smp_ops.cpu_kill(cpu);
  182. return 1;
  183. }
  184. static int platform_cpu_disable(unsigned int cpu)
  185. {
  186. if (smp_ops.cpu_disable)
  187. return smp_ops.cpu_disable(cpu);
  188. return 0;
  189. }
  190. int platform_can_hotplug_cpu(unsigned int cpu)
  191. {
  192. /* cpu_die must be specified to support hotplug */
  193. if (!smp_ops.cpu_die)
  194. return 0;
  195. if (smp_ops.cpu_can_disable)
  196. return smp_ops.cpu_can_disable(cpu);
  197. /*
  198. * By default, allow disabling all CPUs except the first one,
  199. * since this is special on a lot of platforms, e.g. because
  200. * of clock tick interrupts.
  201. */
  202. return cpu != 0;
  203. }
  204. static void ipi_teardown(int cpu)
  205. {
  206. int i;
  207. if (WARN_ON_ONCE(!ipi_irq_base))
  208. return;
  209. for (i = 0; i < nr_ipi; i++)
  210. disable_percpu_irq(ipi_irq_base + i);
  211. }
  212. /*
  213. * __cpu_disable runs on the processor to be shutdown.
  214. */
  215. int __cpu_disable(void)
  216. {
  217. unsigned int cpu = smp_processor_id();
  218. int ret;
  219. ret = platform_cpu_disable(cpu);
  220. if (ret)
  221. return ret;
  222. #ifdef CONFIG_GENERIC_ARCH_TOPOLOGY
  223. remove_cpu_topology(cpu);
  224. #endif
  225. /*
  226. * Take this CPU offline. Once we clear this, we can't return,
  227. * and we must not schedule until we're ready to give up the cpu.
  228. */
  229. set_cpu_online(cpu, false);
  230. ipi_teardown(cpu);
  231. /*
  232. * OK - migrate IRQs away from this CPU
  233. */
  234. irq_migrate_all_off_this_cpu();
  235. /*
  236. * Flush user cache and TLB mappings, and then remove this CPU
  237. * from the vm mask set of all processes.
  238. *
  239. * Caches are flushed to the Level of Unification Inner Shareable
  240. * to write-back dirty lines to unified caches shared by all CPUs.
  241. */
  242. flush_cache_louis();
  243. local_flush_tlb_all();
  244. return 0;
  245. }
  246. /*
  247. * called on the thread which is asking for a CPU to be shutdown after the
  248. * shutdown completed.
  249. */
  250. void arch_cpuhp_cleanup_dead_cpu(unsigned int cpu)
  251. {
  252. pr_debug("CPU%u: shutdown\n", cpu);
  253. clear_tasks_mm_cpumask(cpu);
  254. /*
  255. * platform_cpu_kill() is generally expected to do the powering off
  256. * and/or cutting of clocks to the dying CPU. Optionally, this may
  257. * be done by the CPU which is dying in preference to supporting
  258. * this call, but that means there is _no_ synchronisation between
  259. * the requesting CPU and the dying CPU actually losing power.
  260. */
  261. if (!platform_cpu_kill(cpu))
  262. pr_err("CPU%u: unable to kill\n", cpu);
  263. }
  264. /*
  265. * Called from the idle thread for the CPU which has been shutdown.
  266. *
  267. * Note that we disable IRQs here, but do not re-enable them
  268. * before returning to the caller. This is also the behaviour
  269. * of the other hotplug-cpu capable cores, so presumably coming
  270. * out of idle fixes this.
  271. */
  272. void __noreturn arch_cpu_idle_dead(void)
  273. {
  274. unsigned int cpu = smp_processor_id();
  275. idle_task_exit();
  276. local_irq_disable();
  277. /*
  278. * Flush the data out of the L1 cache for this CPU. This must be
  279. * before the completion to ensure that data is safely written out
  280. * before platform_cpu_kill() gets called - which may disable
  281. * *this* CPU and power down its cache.
  282. */
  283. flush_cache_louis();
  284. /*
  285. * Tell cpuhp_bp_sync_dead() that this CPU is now safe to dispose
  286. * of. Once this returns, power and/or clocks can be removed at
  287. * any point from this CPU and its cache by platform_cpu_kill().
  288. */
  289. cpuhp_ap_report_dead();
  290. /*
  291. * Ensure that the cache lines associated with that completion are
  292. * written out. This covers the case where _this_ CPU is doing the
  293. * powering down, to ensure that the completion is visible to the
  294. * CPU waiting for this one.
  295. */
  296. flush_cache_louis();
  297. /*
  298. * The actual CPU shutdown procedure is at least platform (if not
  299. * CPU) specific. This may remove power, or it may simply spin.
  300. *
  301. * Platforms are generally expected *NOT* to return from this call,
  302. * although there are some which do because they have no way to
  303. * power down the CPU. These platforms are the _only_ reason we
  304. * have a return path which uses the fragment of assembly below.
  305. *
  306. * The return path should not be used for platforms which can
  307. * power off the CPU.
  308. */
  309. if (smp_ops.cpu_die)
  310. smp_ops.cpu_die(cpu);
  311. pr_warn("CPU%u: smp_ops.cpu_die() returned, trying to resuscitate\n",
  312. cpu);
  313. /*
  314. * Do not return to the idle loop - jump back to the secondary
  315. * cpu initialisation. There's some initialisation which needs
  316. * to be repeated to undo the effects of taking the CPU offline.
  317. */
  318. __asm__("mov sp, %0\n"
  319. " mov fp, #0\n"
  320. " mov r0, %1\n"
  321. " b secondary_start_kernel"
  322. :
  323. : "r" (task_stack_page(current) + THREAD_SIZE - 8),
  324. "r" (current)
  325. : "r0");
  326. unreachable();
  327. }
  328. #endif /* CONFIG_HOTPLUG_CPU */
  329. /*
  330. * Called by both boot and secondaries to move global data into
  331. * per-processor storage.
  332. */
  333. static void smp_store_cpu_info(unsigned int cpuid)
  334. {
  335. struct cpuinfo_arm *cpu_info = &per_cpu(cpu_data, cpuid);
  336. cpu_info->loops_per_jiffy = loops_per_jiffy;
  337. cpu_info->cpuid = read_cpuid_id();
  338. store_cpu_topology(cpuid);
  339. check_cpu_icache_size(cpuid);
  340. }
  341. static void set_current(struct task_struct *cur)
  342. {
  343. /* Set TPIDRURO */
  344. asm("mcr p15, 0, %0, c13, c0, 3" :: "r"(cur) : "memory");
  345. }
  346. /*
  347. * This is the secondary CPU boot entry. We're using this CPUs
  348. * idle thread stack, but a set of temporary page tables.
  349. */
  350. asmlinkage void secondary_start_kernel(struct task_struct *task)
  351. {
  352. struct mm_struct *mm = &init_mm;
  353. unsigned int cpu;
  354. set_current(task);
  355. secondary_biglittle_init();
  356. /*
  357. * The identity mapping is uncached (strongly ordered), so
  358. * switch away from it before attempting any exclusive accesses.
  359. */
  360. cpu_switch_mm(mm->pgd, mm);
  361. local_flush_bp_all();
  362. enter_lazy_tlb(mm, current);
  363. local_flush_tlb_all();
  364. /*
  365. * All kernel threads share the same mm context; grab a
  366. * reference and switch to it.
  367. */
  368. cpu = smp_processor_id();
  369. mmgrab(mm);
  370. current->active_mm = mm;
  371. cpumask_set_cpu(cpu, mm_cpumask(mm));
  372. cpu_init();
  373. #ifndef CONFIG_MMU
  374. setup_vectors_base();
  375. #endif
  376. pr_debug("CPU%u: Booted secondary processor\n", cpu);
  377. trace_hardirqs_off();
  378. /*
  379. * Give the platform a chance to do its own initialisation.
  380. */
  381. if (smp_ops.smp_secondary_init)
  382. smp_ops.smp_secondary_init(cpu);
  383. notify_cpu_starting(cpu);
  384. ipi_setup(cpu);
  385. calibrate_delay();
  386. smp_store_cpu_info(cpu);
  387. /*
  388. * OK, now it's safe to let the boot CPU continue. Wait for
  389. * the CPU migration code to notice that the CPU is online
  390. * before we continue - which happens after __cpu_up returns.
  391. */
  392. set_cpu_online(cpu, true);
  393. check_other_bugs();
  394. complete(&cpu_running);
  395. local_irq_enable();
  396. local_fiq_enable();
  397. local_abt_enable();
  398. /*
  399. * OK, it's off to the idle thread for us
  400. */
  401. cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
  402. }
  403. void __init smp_cpus_done(unsigned int max_cpus)
  404. {
  405. int cpu;
  406. unsigned long bogosum = 0;
  407. for_each_online_cpu(cpu)
  408. bogosum += per_cpu(cpu_data, cpu).loops_per_jiffy;
  409. printk(KERN_INFO "SMP: Total of %d processors activated "
  410. "(%lu.%02lu BogoMIPS).\n",
  411. num_online_cpus(),
  412. bogosum / (500000/HZ),
  413. (bogosum / (5000/HZ)) % 100);
  414. hyp_mode_check();
  415. }
  416. void __init smp_prepare_boot_cpu(void)
  417. {
  418. set_my_cpu_offset(per_cpu_offset(smp_processor_id()));
  419. }
  420. void __init smp_prepare_cpus(unsigned int max_cpus)
  421. {
  422. unsigned int ncores = num_possible_cpus();
  423. init_cpu_topology();
  424. smp_store_cpu_info(smp_processor_id());
  425. /*
  426. * are we trying to boot more cores than exist?
  427. */
  428. if (max_cpus > ncores)
  429. max_cpus = ncores;
  430. if (ncores > 1 && max_cpus) {
  431. /*
  432. * Initialise the present map, which describes the set of CPUs
  433. * actually populated at the present time. A platform should
  434. * re-initialize the map in the platforms smp_prepare_cpus()
  435. * if present != possible (e.g. physical hotplug).
  436. */
  437. init_cpu_present(cpu_possible_mask);
  438. /*
  439. * Initialise the SCU if there are more than one CPU
  440. * and let them know where to start.
  441. */
  442. if (smp_ops.smp_prepare_cpus)
  443. smp_ops.smp_prepare_cpus(max_cpus);
  444. }
  445. }
  446. static const char *ipi_types[NR_IPI] __tracepoint_string = {
  447. [IPI_WAKEUP] = "CPU wakeup interrupts",
  448. [IPI_TIMER] = "Timer broadcast interrupts",
  449. [IPI_RESCHEDULE] = "Rescheduling interrupts",
  450. [IPI_CALL_FUNC] = "Function call interrupts",
  451. [IPI_CPU_STOP] = "CPU stop interrupts",
  452. [IPI_IRQ_WORK] = "IRQ work interrupts",
  453. [IPI_COMPLETION] = "completion interrupts",
  454. };
  455. static void smp_cross_call(const struct cpumask *target, unsigned int ipinr);
  456. void show_ipi_list(struct seq_file *p, int prec)
  457. {
  458. unsigned int cpu, i;
  459. for (i = 0; i < NR_IPI; i++) {
  460. if (!ipi_desc[i])
  461. continue;
  462. seq_printf(p, "%*s%u: ", prec - 1, "IPI", i);
  463. for_each_online_cpu(cpu)
  464. seq_printf(p, "%10u ", irq_desc_kstat_cpu(ipi_desc[i], cpu));
  465. seq_printf(p, " %s\n", ipi_types[i]);
  466. }
  467. }
  468. void arch_send_call_function_ipi_mask(const struct cpumask *mask)
  469. {
  470. smp_cross_call(mask, IPI_CALL_FUNC);
  471. }
  472. void arch_send_wakeup_ipi_mask(const struct cpumask *mask)
  473. {
  474. smp_cross_call(mask, IPI_WAKEUP);
  475. }
  476. void arch_send_call_function_single_ipi(int cpu)
  477. {
  478. smp_cross_call(cpumask_of(cpu), IPI_CALL_FUNC);
  479. }
  480. #ifdef CONFIG_IRQ_WORK
  481. void arch_irq_work_raise(void)
  482. {
  483. if (arch_irq_work_has_interrupt())
  484. smp_cross_call(cpumask_of(smp_processor_id()), IPI_IRQ_WORK);
  485. }
  486. #endif
  487. #ifdef CONFIG_GENERIC_CLOCKEVENTS_BROADCAST
  488. void tick_broadcast(const struct cpumask *mask)
  489. {
  490. smp_cross_call(mask, IPI_TIMER);
  491. }
  492. #endif
  493. static DEFINE_RAW_SPINLOCK(stop_lock);
  494. /*
  495. * ipi_cpu_stop - handle IPI from smp_send_stop()
  496. */
  497. static void ipi_cpu_stop(unsigned int cpu)
  498. {
  499. local_fiq_disable();
  500. if (system_state <= SYSTEM_RUNNING) {
  501. raw_spin_lock(&stop_lock);
  502. pr_crit("CPU%u: stopping\n", cpu);
  503. dump_stack();
  504. raw_spin_unlock(&stop_lock);
  505. }
  506. set_cpu_online(cpu, false);
  507. while (1) {
  508. cpu_relax();
  509. wfe();
  510. }
  511. }
  512. static DEFINE_PER_CPU(struct completion *, cpu_completion);
  513. int register_ipi_completion(struct completion *completion, int cpu)
  514. {
  515. per_cpu(cpu_completion, cpu) = completion;
  516. return IPI_COMPLETION;
  517. }
  518. static void ipi_complete(unsigned int cpu)
  519. {
  520. complete(per_cpu(cpu_completion, cpu));
  521. }
  522. /*
  523. * Main handler for inter-processor interrupts
  524. */
  525. static void do_handle_IPI(int ipinr)
  526. {
  527. unsigned int cpu = smp_processor_id();
  528. if ((unsigned)ipinr < NR_IPI)
  529. trace_ipi_entry(ipi_types[ipinr]);
  530. switch (ipinr) {
  531. case IPI_WAKEUP:
  532. break;
  533. #ifdef CONFIG_GENERIC_CLOCKEVENTS_BROADCAST
  534. case IPI_TIMER:
  535. tick_receive_broadcast();
  536. break;
  537. #endif
  538. case IPI_RESCHEDULE:
  539. scheduler_ipi();
  540. break;
  541. case IPI_CALL_FUNC:
  542. generic_smp_call_function_interrupt();
  543. break;
  544. case IPI_CPU_STOP:
  545. ipi_cpu_stop(cpu);
  546. break;
  547. #ifdef CONFIG_IRQ_WORK
  548. case IPI_IRQ_WORK:
  549. irq_work_run();
  550. break;
  551. #endif
  552. case IPI_COMPLETION:
  553. ipi_complete(cpu);
  554. break;
  555. case IPI_CPU_BACKTRACE:
  556. printk_deferred_enter();
  557. nmi_cpu_backtrace(get_irq_regs());
  558. printk_deferred_exit();
  559. break;
  560. default:
  561. pr_crit("CPU%u: Unknown IPI message 0x%x\n",
  562. cpu, ipinr);
  563. break;
  564. }
  565. if ((unsigned)ipinr < NR_IPI)
  566. trace_ipi_exit(ipi_types[ipinr]);
  567. }
  568. /* Legacy version, should go away once all irqchips have been converted */
  569. void handle_IPI(int ipinr, struct pt_regs *regs)
  570. {
  571. struct pt_regs *old_regs = set_irq_regs(regs);
  572. irq_enter();
  573. do_handle_IPI(ipinr);
  574. irq_exit();
  575. set_irq_regs(old_regs);
  576. }
  577. static irqreturn_t ipi_handler(int irq, void *data)
  578. {
  579. do_handle_IPI(irq - ipi_irq_base);
  580. return IRQ_HANDLED;
  581. }
  582. static void smp_cross_call(const struct cpumask *target, unsigned int ipinr)
  583. {
  584. trace_ipi_raise(target, ipi_types[ipinr]);
  585. __ipi_send_mask(ipi_desc[ipinr], target);
  586. }
  587. static void ipi_setup(int cpu)
  588. {
  589. int i;
  590. if (WARN_ON_ONCE(!ipi_irq_base))
  591. return;
  592. for (i = 0; i < nr_ipi; i++)
  593. enable_percpu_irq(ipi_irq_base + i, 0);
  594. }
  595. void __init set_smp_ipi_range(int ipi_base, int n)
  596. {
  597. int i;
  598. WARN_ON(n < MAX_IPI);
  599. nr_ipi = min(n, MAX_IPI);
  600. for (i = 0; i < nr_ipi; i++) {
  601. int err;
  602. err = request_percpu_irq(ipi_base + i, ipi_handler,
  603. "IPI", &irq_stat);
  604. WARN_ON(err);
  605. ipi_desc[i] = irq_to_desc(ipi_base + i);
  606. irq_set_status_flags(ipi_base + i, IRQ_HIDDEN);
  607. }
  608. ipi_irq_base = ipi_base;
  609. /* Setup the boot CPU immediately */
  610. ipi_setup(smp_processor_id());
  611. }
  612. void arch_smp_send_reschedule(int cpu)
  613. {
  614. smp_cross_call(cpumask_of(cpu), IPI_RESCHEDULE);
  615. }
  616. void smp_send_stop(void)
  617. {
  618. unsigned long timeout;
  619. struct cpumask mask;
  620. cpumask_copy(&mask, cpu_online_mask);
  621. cpumask_clear_cpu(smp_processor_id(), &mask);
  622. if (!cpumask_empty(&mask))
  623. smp_cross_call(&mask, IPI_CPU_STOP);
  624. /* Wait up to one second for other CPUs to stop */
  625. timeout = USEC_PER_SEC;
  626. while (num_online_cpus() > 1 && timeout--)
  627. udelay(1);
  628. if (num_online_cpus() > 1)
  629. pr_warn("SMP: failed to stop secondary CPUs\n");
  630. }
  631. /* In case panic() and panic() called at the same time on CPU1 and CPU2,
  632. * and CPU 1 calls panic_smp_self_stop() before crash_smp_send_stop()
  633. * CPU1 can't receive the ipi irqs from CPU2, CPU1 will be always online,
  634. * kdump fails. So split out the panic_smp_self_stop() and add
  635. * set_cpu_online(smp_processor_id(), false).
  636. */
  637. void __noreturn panic_smp_self_stop(void)
  638. {
  639. pr_debug("CPU %u will stop doing anything useful since another CPU has paniced\n",
  640. smp_processor_id());
  641. set_cpu_online(smp_processor_id(), false);
  642. while (1)
  643. cpu_relax();
  644. }
  645. #ifdef CONFIG_CPU_FREQ
  646. static DEFINE_PER_CPU(unsigned long, l_p_j_ref);
  647. static DEFINE_PER_CPU(unsigned long, l_p_j_ref_freq);
  648. static unsigned long global_l_p_j_ref;
  649. static unsigned long global_l_p_j_ref_freq;
  650. static int cpufreq_callback(struct notifier_block *nb,
  651. unsigned long val, void *data)
  652. {
  653. struct cpufreq_freqs *freq = data;
  654. struct cpumask *cpus = freq->policy->cpus;
  655. int cpu, first = cpumask_first(cpus);
  656. unsigned int lpj;
  657. if (freq->flags & CPUFREQ_CONST_LOOPS)
  658. return NOTIFY_OK;
  659. if (!per_cpu(l_p_j_ref, first)) {
  660. for_each_cpu(cpu, cpus) {
  661. per_cpu(l_p_j_ref, cpu) =
  662. per_cpu(cpu_data, cpu).loops_per_jiffy;
  663. per_cpu(l_p_j_ref_freq, cpu) = freq->old;
  664. }
  665. if (!global_l_p_j_ref) {
  666. global_l_p_j_ref = loops_per_jiffy;
  667. global_l_p_j_ref_freq = freq->old;
  668. }
  669. }
  670. if ((val == CPUFREQ_PRECHANGE && freq->old < freq->new) ||
  671. (val == CPUFREQ_POSTCHANGE && freq->old > freq->new)) {
  672. loops_per_jiffy = cpufreq_scale(global_l_p_j_ref,
  673. global_l_p_j_ref_freq,
  674. freq->new);
  675. lpj = cpufreq_scale(per_cpu(l_p_j_ref, first),
  676. per_cpu(l_p_j_ref_freq, first), freq->new);
  677. for_each_cpu(cpu, cpus)
  678. per_cpu(cpu_data, cpu).loops_per_jiffy = lpj;
  679. }
  680. return NOTIFY_OK;
  681. }
  682. static struct notifier_block cpufreq_notifier = {
  683. .notifier_call = cpufreq_callback,
  684. };
  685. static int __init register_cpufreq_notifier(void)
  686. {
  687. return cpufreq_register_notifier(&cpufreq_notifier,
  688. CPUFREQ_TRANSITION_NOTIFIER);
  689. }
  690. core_initcall(register_cpufreq_notifier);
  691. #endif
  692. static void raise_nmi(cpumask_t *mask)
  693. {
  694. __ipi_send_mask(ipi_desc[IPI_CPU_BACKTRACE], mask);
  695. }
  696. void arch_trigger_cpumask_backtrace(const cpumask_t *mask, int exclude_cpu)
  697. {
  698. nmi_trigger_cpumask_backtrace(mask, exclude_cpu, raise_nmi);
  699. }