| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071 |
- // SPDX-License-Identifier: GPL-2.0-or-later
- /*
- * Device Tree support for Rockchip SoCs
- *
- * Copyright (c) 2013 MundoReader S.L.
- * Author: Heiko Stuebner <heiko@sntech.de>
- */
- #include <linux/kernel.h>
- #include <linux/init.h>
- #include <linux/io.h>
- #include <linux/of.h>
- #include <linux/of_clk.h>
- #include <linux/clocksource.h>
- #include <asm/mach/arch.h>
- #include <asm/mach/map.h>
- #include "core.h"
- #include "pm.h"
- #define RK3288_TIMER6_7_PHYS 0xff810000
- static void __init rockchip_timer_init(void)
- {
- if (of_machine_is_compatible("rockchip,rk3288")) {
- void __iomem *reg_base;
- /*
- * Most/all uboot versions for rk3288 don't enable timer7
- * which is needed for the architected timer to work.
- * So make sure it is running during early boot.
- */
- reg_base = ioremap(RK3288_TIMER6_7_PHYS, SZ_16K);
- if (reg_base) {
- writel(0, reg_base + 0x30);
- writel(0xffffffff, reg_base + 0x20);
- writel(0xffffffff, reg_base + 0x24);
- writel(1, reg_base + 0x30);
- dsb();
- iounmap(reg_base);
- } else {
- pr_err("rockchip: could not map timer7 registers\n");
- }
- }
- of_clk_init(NULL);
- timer_probe();
- }
- static void __init rockchip_dt_init(void)
- {
- rockchip_suspend_init();
- }
- static const char * const rockchip_board_dt_compat[] = {
- "rockchip,rk2928",
- "rockchip,rk3066a",
- "rockchip,rk3066b",
- "rockchip,rk3188",
- "rockchip,rk3228",
- "rockchip,rk3288",
- "rockchip,rv1108",
- NULL,
- };
- DT_MACHINE_START(ROCKCHIP_DT, "Rockchip (Device Tree)")
- .l2c_aux_val = 0,
- .l2c_aux_mask = ~0,
- .init_time = rockchip_timer_init,
- .dt_compat = rockchip_board_dt_compat,
- .init_machine = rockchip_dt_init,
- MACHINE_END
|