ocelot_pcb123.dts 948 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /* Copyright (c) 2017 Microsemi Corporation */
  3. /dts-v1/;
  4. #include "ocelot.dtsi"
  5. / {
  6. compatible = "mscc,ocelot-pcb123", "mscc,ocelot";
  7. chosen {
  8. stdout-path = "serial0:115200n8";
  9. };
  10. memory@0 {
  11. device_type = "memory";
  12. reg = <0x0 0x0e000000>;
  13. };
  14. };
  15. &uart0 {
  16. status = "okay";
  17. };
  18. &uart2 {
  19. status = "okay";
  20. };
  21. &spi {
  22. status = "okay";
  23. flash@0 {
  24. compatible = "macronix,mx25l25635f", "jedec,spi-nor";
  25. spi-max-frequency = <20000000>;
  26. reg = <0>;
  27. };
  28. };
  29. &i2c {
  30. clock-frequency = <100000>;
  31. i2c-sda-hold-time-ns = <300>;
  32. status = "okay";
  33. };
  34. &mdio0 {
  35. status = "okay";
  36. };
  37. &port0 {
  38. status = "okay";
  39. phy-handle = <&phy0>;
  40. phy-mode = "internal";
  41. };
  42. &port1 {
  43. status = "okay";
  44. phy-handle = <&phy1>;
  45. phy-mode = "internal";
  46. };
  47. &port2 {
  48. status = "okay";
  49. phy-handle = <&phy2>;
  50. phy-mode = "internal";
  51. };
  52. &port3 {
  53. status = "okay";
  54. phy-handle = <&phy3>;
  55. phy-mode = "internal";
  56. };