mpc86xx_smp.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Author: Xianghua Xiao <x.xiao@freescale.com>
  4. * Zhang Wei <wei.zhang@freescale.com>
  5. *
  6. * Copyright 2006 Freescale Semiconductor Inc.
  7. */
  8. #include <linux/stddef.h>
  9. #include <linux/kernel.h>
  10. #include <linux/init.h>
  11. #include <linux/delay.h>
  12. #include <linux/pgtable.h>
  13. #include <asm/code-patching.h>
  14. #include <asm/page.h>
  15. #include <asm/pci-bridge.h>
  16. #include <asm/mpic.h>
  17. #include <asm/cacheflush.h>
  18. #include <asm/inst.h>
  19. #include <sysdev/fsl_soc.h>
  20. #include "mpc86xx.h"
  21. extern void __secondary_start_mpc86xx(void);
  22. #define MCM_PORT_CONFIG_OFFSET 0x10
  23. /* Offset from CCSRBAR */
  24. #define MPC86xx_MCM_OFFSET (0x1000)
  25. #define MPC86xx_MCM_SIZE (0x1000)
  26. static void __init
  27. smp_86xx_release_core(int nr)
  28. {
  29. __be32 __iomem *mcm_vaddr;
  30. unsigned long pcr;
  31. if (nr < 0 || nr >= NR_CPUS)
  32. return;
  33. /*
  34. * Startup Core #nr.
  35. */
  36. mcm_vaddr = ioremap(get_immrbase() + MPC86xx_MCM_OFFSET,
  37. MPC86xx_MCM_SIZE);
  38. pcr = in_be32(mcm_vaddr + (MCM_PORT_CONFIG_OFFSET >> 2));
  39. pcr |= 1 << (nr + 24);
  40. out_be32(mcm_vaddr + (MCM_PORT_CONFIG_OFFSET >> 2), pcr);
  41. iounmap(mcm_vaddr);
  42. }
  43. static int __init
  44. smp_86xx_kick_cpu(int nr)
  45. {
  46. unsigned int save_vector;
  47. unsigned long target, flags;
  48. int n = 0;
  49. unsigned int *vector = (unsigned int *)(KERNELBASE + 0x100);
  50. if (nr < 0 || nr >= NR_CPUS)
  51. return -ENOENT;
  52. pr_debug("smp_86xx_kick_cpu: kick CPU #%d\n", nr);
  53. local_irq_save(flags);
  54. /* Save reset vector */
  55. save_vector = *vector;
  56. /* Setup fake reset vector to call __secondary_start_mpc86xx. */
  57. target = (unsigned long) __secondary_start_mpc86xx;
  58. patch_branch(vector, target, BRANCH_SET_LINK);
  59. /* Kick that CPU */
  60. smp_86xx_release_core(nr);
  61. /* Wait a bit for the CPU to take the exception. */
  62. while ((__secondary_hold_acknowledge != nr) && (n++, n < 1000))
  63. mdelay(1);
  64. /* Restore the exception vector */
  65. patch_instruction(vector, ppc_inst(save_vector));
  66. local_irq_restore(flags);
  67. pr_debug("wait CPU #%d for %d msecs.\n", nr, n);
  68. return 0;
  69. }
  70. static void __init
  71. smp_86xx_setup_cpu(int cpu_nr)
  72. {
  73. mpic_setup_this_cpu();
  74. }
  75. struct smp_ops_t smp_86xx_ops = {
  76. .cause_nmi_ipi = NULL,
  77. .message_pass = smp_mpic_message_pass,
  78. .probe = smp_mpic_probe,
  79. .kick_cpu = smp_86xx_kick_cpu,
  80. .setup_cpu = smp_86xx_setup_cpu,
  81. .take_timebase = smp_generic_take_timebase,
  82. .give_timebase = smp_generic_give_timebase,
  83. };
  84. void __init
  85. mpc86xx_smp_init(void)
  86. {
  87. smp_ops = &smp_86xx_ops;
  88. }