spu_priv1_mmio.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * spu hypervisor abstraction for direct hardware access.
  4. *
  5. * (C) Copyright IBM Deutschland Entwicklung GmbH 2005
  6. * Copyright 2006 Sony Corp.
  7. */
  8. #include <linux/interrupt.h>
  9. #include <linux/list.h>
  10. #include <linux/ptrace.h>
  11. #include <linux/wait.h>
  12. #include <linux/mm.h>
  13. #include <linux/io.h>
  14. #include <linux/mutex.h>
  15. #include <linux/device.h>
  16. #include <linux/sched.h>
  17. #include <asm/spu.h>
  18. #include <asm/spu_priv1.h>
  19. #include <asm/firmware.h>
  20. #include "interrupt.h"
  21. #include "spu_priv1_mmio.h"
  22. static void int_mask_and(struct spu *spu, int class, u64 mask)
  23. {
  24. u64 old_mask;
  25. old_mask = in_be64(&spu->priv1->int_mask_RW[class]);
  26. out_be64(&spu->priv1->int_mask_RW[class], old_mask & mask);
  27. }
  28. static void int_mask_or(struct spu *spu, int class, u64 mask)
  29. {
  30. u64 old_mask;
  31. old_mask = in_be64(&spu->priv1->int_mask_RW[class]);
  32. out_be64(&spu->priv1->int_mask_RW[class], old_mask | mask);
  33. }
  34. static void int_mask_set(struct spu *spu, int class, u64 mask)
  35. {
  36. out_be64(&spu->priv1->int_mask_RW[class], mask);
  37. }
  38. static u64 int_mask_get(struct spu *spu, int class)
  39. {
  40. return in_be64(&spu->priv1->int_mask_RW[class]);
  41. }
  42. static void int_stat_clear(struct spu *spu, int class, u64 stat)
  43. {
  44. out_be64(&spu->priv1->int_stat_RW[class], stat);
  45. }
  46. static u64 int_stat_get(struct spu *spu, int class)
  47. {
  48. return in_be64(&spu->priv1->int_stat_RW[class]);
  49. }
  50. static void cpu_affinity_set(struct spu *spu, int cpu)
  51. {
  52. u64 target;
  53. u64 route;
  54. if (nr_cpus_node(spu->node)) {
  55. const struct cpumask *spumask = cpumask_of_node(spu->node),
  56. *cpumask = cpumask_of_node(cpu_to_node(cpu));
  57. if (!cpumask_intersects(spumask, cpumask))
  58. return;
  59. }
  60. target = iic_get_target_id(cpu);
  61. route = target << 48 | target << 32 | target << 16;
  62. out_be64(&spu->priv1->int_route_RW, route);
  63. }
  64. static u64 mfc_dar_get(struct spu *spu)
  65. {
  66. return in_be64(&spu->priv1->mfc_dar_RW);
  67. }
  68. static u64 mfc_dsisr_get(struct spu *spu)
  69. {
  70. return in_be64(&spu->priv1->mfc_dsisr_RW);
  71. }
  72. static void mfc_dsisr_set(struct spu *spu, u64 dsisr)
  73. {
  74. out_be64(&spu->priv1->mfc_dsisr_RW, dsisr);
  75. }
  76. static void mfc_sdr_setup(struct spu *spu)
  77. {
  78. out_be64(&spu->priv1->mfc_sdr_RW, mfspr(SPRN_SDR1));
  79. }
  80. static void mfc_sr1_set(struct spu *spu, u64 sr1)
  81. {
  82. out_be64(&spu->priv1->mfc_sr1_RW, sr1);
  83. }
  84. static u64 mfc_sr1_get(struct spu *spu)
  85. {
  86. return in_be64(&spu->priv1->mfc_sr1_RW);
  87. }
  88. static void mfc_tclass_id_set(struct spu *spu, u64 tclass_id)
  89. {
  90. out_be64(&spu->priv1->mfc_tclass_id_RW, tclass_id);
  91. }
  92. static u64 mfc_tclass_id_get(struct spu *spu)
  93. {
  94. return in_be64(&spu->priv1->mfc_tclass_id_RW);
  95. }
  96. static void tlb_invalidate(struct spu *spu)
  97. {
  98. out_be64(&spu->priv1->tlb_invalidate_entry_W, 0ul);
  99. }
  100. static void resource_allocation_groupID_set(struct spu *spu, u64 id)
  101. {
  102. out_be64(&spu->priv1->resource_allocation_groupID_RW, id);
  103. }
  104. static u64 resource_allocation_groupID_get(struct spu *spu)
  105. {
  106. return in_be64(&spu->priv1->resource_allocation_groupID_RW);
  107. }
  108. static void resource_allocation_enable_set(struct spu *spu, u64 enable)
  109. {
  110. out_be64(&spu->priv1->resource_allocation_enable_RW, enable);
  111. }
  112. static u64 resource_allocation_enable_get(struct spu *spu)
  113. {
  114. return in_be64(&spu->priv1->resource_allocation_enable_RW);
  115. }
  116. const struct spu_priv1_ops spu_priv1_mmio_ops =
  117. {
  118. .int_mask_and = int_mask_and,
  119. .int_mask_or = int_mask_or,
  120. .int_mask_set = int_mask_set,
  121. .int_mask_get = int_mask_get,
  122. .int_stat_clear = int_stat_clear,
  123. .int_stat_get = int_stat_get,
  124. .cpu_affinity_set = cpu_affinity_set,
  125. .mfc_dar_get = mfc_dar_get,
  126. .mfc_dsisr_get = mfc_dsisr_get,
  127. .mfc_dsisr_set = mfc_dsisr_set,
  128. .mfc_sdr_setup = mfc_sdr_setup,
  129. .mfc_sr1_set = mfc_sr1_set,
  130. .mfc_sr1_get = mfc_sr1_get,
  131. .mfc_tclass_id_set = mfc_tclass_id_set,
  132. .mfc_tclass_id_get = mfc_tclass_id_get,
  133. .tlb_invalidate = tlb_invalidate,
  134. .resource_allocation_groupID_set = resource_allocation_groupID_set,
  135. .resource_allocation_groupID_get = resource_allocation_groupID_get,
  136. .resource_allocation_enable_set = resource_allocation_enable_set,
  137. .resource_allocation_enable_get = resource_allocation_enable_get,
  138. };