vcpu_sbi_replace.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2021 Western Digital Corporation or its affiliates.
  4. *
  5. * Authors:
  6. * Atish Patra <atish.patra@wdc.com>
  7. */
  8. #include <linux/errno.h>
  9. #include <linux/err.h>
  10. #include <linux/kvm_host.h>
  11. #include <asm/sbi.h>
  12. #include <asm/kvm_vcpu_timer.h>
  13. #include <asm/kvm_vcpu_pmu.h>
  14. #include <asm/kvm_vcpu_sbi.h>
  15. static int kvm_sbi_ext_time_handler(struct kvm_vcpu *vcpu, struct kvm_run *run,
  16. struct kvm_vcpu_sbi_return *retdata)
  17. {
  18. struct kvm_cpu_context *cp = &vcpu->arch.guest_context;
  19. u64 next_cycle;
  20. if (cp->a6 != SBI_EXT_TIME_SET_TIMER) {
  21. retdata->err_val = SBI_ERR_NOT_SUPPORTED;
  22. return 0;
  23. }
  24. kvm_riscv_vcpu_pmu_incr_fw(vcpu, SBI_PMU_FW_SET_TIMER);
  25. #if __riscv_xlen == 32
  26. next_cycle = ((u64)cp->a1 << 32) | (u64)cp->a0;
  27. #else
  28. next_cycle = (u64)cp->a0;
  29. #endif
  30. kvm_riscv_vcpu_timer_next_event(vcpu, next_cycle);
  31. return 0;
  32. }
  33. const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_time = {
  34. .extid_start = SBI_EXT_TIME,
  35. .extid_end = SBI_EXT_TIME,
  36. .handler = kvm_sbi_ext_time_handler,
  37. };
  38. static int kvm_sbi_ext_ipi_handler(struct kvm_vcpu *vcpu, struct kvm_run *run,
  39. struct kvm_vcpu_sbi_return *retdata)
  40. {
  41. int ret = 0;
  42. unsigned long i;
  43. struct kvm_vcpu *tmp;
  44. struct kvm_cpu_context *cp = &vcpu->arch.guest_context;
  45. unsigned long hmask = cp->a0;
  46. unsigned long hbase = cp->a1;
  47. unsigned long hart_bit = 0, sentmask = 0;
  48. if (cp->a6 != SBI_EXT_IPI_SEND_IPI) {
  49. retdata->err_val = SBI_ERR_NOT_SUPPORTED;
  50. return 0;
  51. }
  52. kvm_riscv_vcpu_pmu_incr_fw(vcpu, SBI_PMU_FW_IPI_SENT);
  53. kvm_for_each_vcpu(i, tmp, vcpu->kvm) {
  54. if (hbase != -1UL) {
  55. if (tmp->vcpu_id < hbase)
  56. continue;
  57. hart_bit = tmp->vcpu_id - hbase;
  58. if (hart_bit >= __riscv_xlen)
  59. goto done;
  60. if (!(hmask & (1UL << hart_bit)))
  61. continue;
  62. }
  63. ret = kvm_riscv_vcpu_set_interrupt(tmp, IRQ_VS_SOFT);
  64. if (ret < 0)
  65. break;
  66. sentmask |= 1UL << hart_bit;
  67. kvm_riscv_vcpu_pmu_incr_fw(tmp, SBI_PMU_FW_IPI_RCVD);
  68. }
  69. done:
  70. if (hbase != -1UL && (hmask ^ sentmask))
  71. retdata->err_val = SBI_ERR_INVALID_PARAM;
  72. return ret;
  73. }
  74. const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_ipi = {
  75. .extid_start = SBI_EXT_IPI,
  76. .extid_end = SBI_EXT_IPI,
  77. .handler = kvm_sbi_ext_ipi_handler,
  78. };
  79. static int kvm_sbi_ext_rfence_handler(struct kvm_vcpu *vcpu, struct kvm_run *run,
  80. struct kvm_vcpu_sbi_return *retdata)
  81. {
  82. struct kvm_cpu_context *cp = &vcpu->arch.guest_context;
  83. unsigned long hmask = cp->a0;
  84. unsigned long hbase = cp->a1;
  85. unsigned long funcid = cp->a6;
  86. switch (funcid) {
  87. case SBI_EXT_RFENCE_REMOTE_FENCE_I:
  88. kvm_riscv_fence_i(vcpu->kvm, hbase, hmask);
  89. kvm_riscv_vcpu_pmu_incr_fw(vcpu, SBI_PMU_FW_FENCE_I_SENT);
  90. break;
  91. case SBI_EXT_RFENCE_REMOTE_SFENCE_VMA:
  92. if ((cp->a2 == 0 && cp->a3 == 0) || cp->a3 == -1UL)
  93. kvm_riscv_hfence_vvma_all(vcpu->kvm, hbase, hmask);
  94. else
  95. kvm_riscv_hfence_vvma_gva(vcpu->kvm, hbase, hmask,
  96. cp->a2, cp->a3, PAGE_SHIFT);
  97. kvm_riscv_vcpu_pmu_incr_fw(vcpu, SBI_PMU_FW_HFENCE_VVMA_SENT);
  98. break;
  99. case SBI_EXT_RFENCE_REMOTE_SFENCE_VMA_ASID:
  100. if ((cp->a2 == 0 && cp->a3 == 0) || cp->a3 == -1UL)
  101. kvm_riscv_hfence_vvma_asid_all(vcpu->kvm,
  102. hbase, hmask, cp->a4);
  103. else
  104. kvm_riscv_hfence_vvma_asid_gva(vcpu->kvm,
  105. hbase, hmask,
  106. cp->a2, cp->a3,
  107. PAGE_SHIFT, cp->a4);
  108. kvm_riscv_vcpu_pmu_incr_fw(vcpu, SBI_PMU_FW_HFENCE_VVMA_ASID_SENT);
  109. break;
  110. case SBI_EXT_RFENCE_REMOTE_HFENCE_GVMA:
  111. case SBI_EXT_RFENCE_REMOTE_HFENCE_GVMA_VMID:
  112. case SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA:
  113. case SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA_ASID:
  114. /*
  115. * Until nested virtualization is implemented, the
  116. * SBI HFENCE calls should return not supported
  117. * hence fallthrough.
  118. */
  119. default:
  120. retdata->err_val = SBI_ERR_NOT_SUPPORTED;
  121. }
  122. return 0;
  123. }
  124. const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_rfence = {
  125. .extid_start = SBI_EXT_RFENCE,
  126. .extid_end = SBI_EXT_RFENCE,
  127. .handler = kvm_sbi_ext_rfence_handler,
  128. };
  129. static int kvm_sbi_ext_srst_handler(struct kvm_vcpu *vcpu,
  130. struct kvm_run *run,
  131. struct kvm_vcpu_sbi_return *retdata)
  132. {
  133. struct kvm_cpu_context *cp = &vcpu->arch.guest_context;
  134. unsigned long funcid = cp->a6;
  135. u32 reason = cp->a1;
  136. u32 type = cp->a0;
  137. switch (funcid) {
  138. case SBI_EXT_SRST_RESET:
  139. switch (type) {
  140. case SBI_SRST_RESET_TYPE_SHUTDOWN:
  141. kvm_riscv_vcpu_sbi_system_reset(vcpu, run,
  142. KVM_SYSTEM_EVENT_SHUTDOWN,
  143. reason);
  144. retdata->uexit = true;
  145. break;
  146. case SBI_SRST_RESET_TYPE_COLD_REBOOT:
  147. case SBI_SRST_RESET_TYPE_WARM_REBOOT:
  148. kvm_riscv_vcpu_sbi_system_reset(vcpu, run,
  149. KVM_SYSTEM_EVENT_RESET,
  150. reason);
  151. retdata->uexit = true;
  152. break;
  153. default:
  154. retdata->err_val = SBI_ERR_NOT_SUPPORTED;
  155. }
  156. break;
  157. default:
  158. retdata->err_val = SBI_ERR_NOT_SUPPORTED;
  159. }
  160. return 0;
  161. }
  162. const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_srst = {
  163. .extid_start = SBI_EXT_SRST,
  164. .extid_end = SBI_EXT_SRST,
  165. .handler = kvm_sbi_ext_srst_handler,
  166. };
  167. static int kvm_sbi_ext_dbcn_handler(struct kvm_vcpu *vcpu,
  168. struct kvm_run *run,
  169. struct kvm_vcpu_sbi_return *retdata)
  170. {
  171. struct kvm_cpu_context *cp = &vcpu->arch.guest_context;
  172. unsigned long funcid = cp->a6;
  173. switch (funcid) {
  174. case SBI_EXT_DBCN_CONSOLE_WRITE:
  175. case SBI_EXT_DBCN_CONSOLE_READ:
  176. case SBI_EXT_DBCN_CONSOLE_WRITE_BYTE:
  177. /*
  178. * The SBI debug console functions are unconditionally
  179. * forwarded to the userspace.
  180. */
  181. kvm_riscv_vcpu_sbi_forward(vcpu, run);
  182. retdata->uexit = true;
  183. break;
  184. default:
  185. retdata->err_val = SBI_ERR_NOT_SUPPORTED;
  186. }
  187. return 0;
  188. }
  189. const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_dbcn = {
  190. .extid_start = SBI_EXT_DBCN,
  191. .extid_end = SBI_EXT_DBCN,
  192. .default_disabled = true,
  193. .handler = kvm_sbi_ext_dbcn_handler,
  194. };