msr.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <linux/export.h>
  3. #include <linux/percpu.h>
  4. #include <linux/preempt.h>
  5. #include <asm/msr.h>
  6. #define CREATE_TRACE_POINTS
  7. #include <asm/msr-trace.h>
  8. struct msr __percpu *msrs_alloc(void)
  9. {
  10. struct msr __percpu *msrs = NULL;
  11. msrs = alloc_percpu(struct msr);
  12. if (!msrs) {
  13. pr_warn("%s: error allocating msrs\n", __func__);
  14. return NULL;
  15. }
  16. return msrs;
  17. }
  18. EXPORT_SYMBOL(msrs_alloc);
  19. void msrs_free(struct msr __percpu *msrs)
  20. {
  21. free_percpu(msrs);
  22. }
  23. EXPORT_SYMBOL(msrs_free);
  24. /**
  25. * msr_read - Read an MSR with error handling
  26. * @msr: MSR to read
  27. * @m: value to read into
  28. *
  29. * It returns read data only on success, otherwise it doesn't change the output
  30. * argument @m.
  31. *
  32. * Return: %0 for success, otherwise an error code
  33. */
  34. static int msr_read(u32 msr, struct msr *m)
  35. {
  36. int err;
  37. u64 val;
  38. err = rdmsrl_safe(msr, &val);
  39. if (!err)
  40. m->q = val;
  41. return err;
  42. }
  43. /**
  44. * msr_write - Write an MSR with error handling
  45. *
  46. * @msr: MSR to write
  47. * @m: value to write
  48. *
  49. * Return: %0 for success, otherwise an error code
  50. */
  51. static int msr_write(u32 msr, struct msr *m)
  52. {
  53. return wrmsrl_safe(msr, m->q);
  54. }
  55. static inline int __flip_bit(u32 msr, u8 bit, bool set)
  56. {
  57. struct msr m, m1;
  58. int err = -EINVAL;
  59. if (bit > 63)
  60. return err;
  61. err = msr_read(msr, &m);
  62. if (err)
  63. return err;
  64. m1 = m;
  65. if (set)
  66. m1.q |= BIT_64(bit);
  67. else
  68. m1.q &= ~BIT_64(bit);
  69. if (m1.q == m.q)
  70. return 0;
  71. err = msr_write(msr, &m1);
  72. if (err)
  73. return err;
  74. return 1;
  75. }
  76. /**
  77. * msr_set_bit - Set @bit in a MSR @msr.
  78. * @msr: MSR to write
  79. * @bit: bit number to set
  80. *
  81. * Return:
  82. * * < 0: An error was encountered.
  83. * * = 0: Bit was already set.
  84. * * > 0: Hardware accepted the MSR write.
  85. */
  86. int msr_set_bit(u32 msr, u8 bit)
  87. {
  88. return __flip_bit(msr, bit, true);
  89. }
  90. EXPORT_SYMBOL_GPL(msr_set_bit);
  91. /**
  92. * msr_clear_bit - Clear @bit in a MSR @msr.
  93. * @msr: MSR to write
  94. * @bit: bit number to clear
  95. *
  96. * Return:
  97. * * < 0: An error was encountered.
  98. * * = 0: Bit was already cleared.
  99. * * > 0: Hardware accepted the MSR write.
  100. */
  101. int msr_clear_bit(u32 msr, u8 bit)
  102. {
  103. return __flip_bit(msr, bit, false);
  104. }
  105. EXPORT_SYMBOL_GPL(msr_clear_bit);
  106. #ifdef CONFIG_TRACEPOINTS
  107. void do_trace_write_msr(unsigned int msr, u64 val, int failed)
  108. {
  109. trace_write_msr(msr, val, failed);
  110. }
  111. EXPORT_SYMBOL(do_trace_write_msr);
  112. EXPORT_TRACEPOINT_SYMBOL(write_msr);
  113. void do_trace_read_msr(unsigned int msr, u64 val, int failed)
  114. {
  115. trace_read_msr(msr, val, failed);
  116. }
  117. EXPORT_SYMBOL(do_trace_read_msr);
  118. EXPORT_TRACEPOINT_SYMBOL(read_msr);
  119. void do_trace_rdpmc(unsigned counter, u64 val, int failed)
  120. {
  121. trace_rdpmc(counter, val, failed);
  122. }
  123. EXPORT_SYMBOL(do_trace_rdpmc);
  124. EXPORT_TRACEPOINT_SYMBOL(rdpmc);
  125. #endif