btqca.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Bluetooth supports for Qualcomm Atheros chips
  4. *
  5. * Copyright (c) 2015 The Linux Foundation. All rights reserved.
  6. */
  7. #include <linux/module.h>
  8. #include <linux/firmware.h>
  9. #include <linux/vmalloc.h>
  10. #include <net/bluetooth/bluetooth.h>
  11. #include <net/bluetooth/hci_core.h>
  12. #include "btqca.h"
  13. int qca_read_soc_version(struct hci_dev *hdev, struct qca_btsoc_version *ver,
  14. enum qca_btsoc_type soc_type)
  15. {
  16. struct sk_buff *skb;
  17. struct edl_event_hdr *edl;
  18. char cmd;
  19. int err = 0;
  20. u8 event_type = HCI_EV_VENDOR;
  21. u8 rlen = sizeof(*edl) + sizeof(*ver);
  22. u8 rtype = EDL_APP_VER_RES_EVT;
  23. bt_dev_dbg(hdev, "QCA Version Request");
  24. /* Unlike other SoC's sending version command response as payload to
  25. * VSE event. WCN3991 sends version command response as a payload to
  26. * command complete event.
  27. */
  28. if (soc_type >= QCA_WCN3991) {
  29. event_type = 0;
  30. rlen += 1;
  31. rtype = EDL_PATCH_VER_REQ_CMD;
  32. }
  33. cmd = EDL_PATCH_VER_REQ_CMD;
  34. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, EDL_PATCH_CMD_LEN,
  35. &cmd, event_type, HCI_INIT_TIMEOUT);
  36. if (IS_ERR(skb)) {
  37. err = PTR_ERR(skb);
  38. bt_dev_err(hdev, "Reading QCA version information failed (%d)",
  39. err);
  40. return err;
  41. }
  42. if (skb->len != rlen) {
  43. bt_dev_err(hdev, "QCA Version size mismatch len %d", skb->len);
  44. err = -EILSEQ;
  45. goto out;
  46. }
  47. edl = (struct edl_event_hdr *)(skb->data);
  48. if (edl->cresp != EDL_CMD_REQ_RES_EVT ||
  49. edl->rtype != rtype) {
  50. bt_dev_err(hdev, "QCA Wrong packet received %d %d", edl->cresp,
  51. edl->rtype);
  52. err = -EIO;
  53. goto out;
  54. }
  55. if (soc_type >= QCA_WCN3991)
  56. memcpy(ver, edl->data + 1, sizeof(*ver));
  57. else
  58. memcpy(ver, &edl->data, sizeof(*ver));
  59. bt_dev_info(hdev, "QCA Product ID :0x%08x",
  60. le32_to_cpu(ver->product_id));
  61. bt_dev_info(hdev, "QCA SOC Version :0x%08x",
  62. le32_to_cpu(ver->soc_id));
  63. bt_dev_info(hdev, "QCA ROM Version :0x%08x",
  64. le16_to_cpu(ver->rom_ver));
  65. bt_dev_info(hdev, "QCA Patch Version:0x%08x",
  66. le16_to_cpu(ver->patch_ver));
  67. if (ver->soc_id == 0 || ver->rom_ver == 0)
  68. err = -EILSEQ;
  69. out:
  70. kfree_skb(skb);
  71. if (err)
  72. bt_dev_err(hdev, "QCA Failed to get version (%d)", err);
  73. return err;
  74. }
  75. EXPORT_SYMBOL_GPL(qca_read_soc_version);
  76. static int qca_read_fw_build_info(struct hci_dev *hdev)
  77. {
  78. struct sk_buff *skb;
  79. struct edl_event_hdr *edl;
  80. char *build_label;
  81. char cmd;
  82. int build_lbl_len, err = 0;
  83. bt_dev_dbg(hdev, "QCA read fw build info");
  84. cmd = EDL_GET_BUILD_INFO_CMD;
  85. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, EDL_PATCH_CMD_LEN,
  86. &cmd, 0, HCI_INIT_TIMEOUT);
  87. if (IS_ERR(skb)) {
  88. err = PTR_ERR(skb);
  89. bt_dev_err(hdev, "Reading QCA fw build info failed (%d)",
  90. err);
  91. return err;
  92. }
  93. if (skb->len < sizeof(*edl)) {
  94. err = -EILSEQ;
  95. goto out;
  96. }
  97. edl = (struct edl_event_hdr *)(skb->data);
  98. if (edl->cresp != EDL_CMD_REQ_RES_EVT ||
  99. edl->rtype != EDL_GET_BUILD_INFO_CMD) {
  100. bt_dev_err(hdev, "QCA Wrong packet received %d %d", edl->cresp,
  101. edl->rtype);
  102. err = -EIO;
  103. goto out;
  104. }
  105. if (skb->len < sizeof(*edl) + 1) {
  106. err = -EILSEQ;
  107. goto out;
  108. }
  109. build_lbl_len = edl->data[0];
  110. if (skb->len < sizeof(*edl) + 1 + build_lbl_len) {
  111. err = -EILSEQ;
  112. goto out;
  113. }
  114. build_label = kstrndup(&edl->data[1], build_lbl_len, GFP_KERNEL);
  115. if (!build_label) {
  116. err = -ENOMEM;
  117. goto out;
  118. }
  119. hci_set_fw_info(hdev, "%s", build_label);
  120. kfree(build_label);
  121. out:
  122. kfree_skb(skb);
  123. return err;
  124. }
  125. static int qca_send_patch_config_cmd(struct hci_dev *hdev)
  126. {
  127. const u8 cmd[] = { EDL_PATCH_CONFIG_CMD, 0x01, 0, 0, 0 };
  128. struct sk_buff *skb;
  129. struct edl_event_hdr *edl;
  130. int err;
  131. bt_dev_dbg(hdev, "QCA Patch config");
  132. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, sizeof(cmd),
  133. cmd, 0, HCI_INIT_TIMEOUT);
  134. if (IS_ERR(skb)) {
  135. err = PTR_ERR(skb);
  136. bt_dev_err(hdev, "Sending QCA Patch config failed (%d)", err);
  137. return err;
  138. }
  139. if (skb->len != 2) {
  140. bt_dev_err(hdev, "QCA Patch config cmd size mismatch len %d", skb->len);
  141. err = -EILSEQ;
  142. goto out;
  143. }
  144. edl = (struct edl_event_hdr *)(skb->data);
  145. if (edl->cresp != EDL_PATCH_CONFIG_RES_EVT || edl->rtype != EDL_PATCH_CONFIG_CMD) {
  146. bt_dev_err(hdev, "QCA Wrong packet received %d %d", edl->cresp,
  147. edl->rtype);
  148. err = -EIO;
  149. goto out;
  150. }
  151. err = 0;
  152. out:
  153. kfree_skb(skb);
  154. return err;
  155. }
  156. static int qca_send_reset(struct hci_dev *hdev)
  157. {
  158. struct sk_buff *skb;
  159. int err;
  160. bt_dev_dbg(hdev, "QCA HCI_RESET");
  161. skb = __hci_cmd_sync(hdev, HCI_OP_RESET, 0, NULL, HCI_INIT_TIMEOUT);
  162. if (IS_ERR(skb)) {
  163. err = PTR_ERR(skb);
  164. bt_dev_err(hdev, "QCA Reset failed (%d)", err);
  165. return err;
  166. }
  167. kfree_skb(skb);
  168. return 0;
  169. }
  170. static int qca_read_fw_board_id(struct hci_dev *hdev, u16 *bid)
  171. {
  172. u8 cmd;
  173. struct sk_buff *skb;
  174. struct edl_event_hdr *edl;
  175. int err = 0;
  176. cmd = EDL_GET_BID_REQ_CMD;
  177. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, EDL_PATCH_CMD_LEN,
  178. &cmd, 0, HCI_INIT_TIMEOUT);
  179. if (IS_ERR(skb)) {
  180. err = PTR_ERR(skb);
  181. bt_dev_err(hdev, "Reading QCA board ID failed (%d)", err);
  182. return err;
  183. }
  184. edl = skb_pull_data(skb, sizeof(*edl));
  185. if (!edl) {
  186. bt_dev_err(hdev, "QCA read board ID with no header");
  187. err = -EILSEQ;
  188. goto out;
  189. }
  190. if (edl->cresp != EDL_CMD_REQ_RES_EVT ||
  191. edl->rtype != EDL_GET_BID_REQ_CMD) {
  192. bt_dev_err(hdev, "QCA Wrong packet: %d %d", edl->cresp, edl->rtype);
  193. err = -EIO;
  194. goto out;
  195. }
  196. if (skb->len < 3) {
  197. err = -EILSEQ;
  198. goto out;
  199. }
  200. *bid = (edl->data[1] << 8) + edl->data[2];
  201. bt_dev_dbg(hdev, "%s: bid = %x", __func__, *bid);
  202. out:
  203. kfree_skb(skb);
  204. return err;
  205. }
  206. int qca_send_pre_shutdown_cmd(struct hci_dev *hdev)
  207. {
  208. struct sk_buff *skb;
  209. int err;
  210. bt_dev_dbg(hdev, "QCA pre shutdown cmd");
  211. skb = __hci_cmd_sync_ev(hdev, QCA_PRE_SHUTDOWN_CMD, 0,
  212. NULL, HCI_EV_CMD_COMPLETE, HCI_INIT_TIMEOUT);
  213. if (IS_ERR(skb)) {
  214. err = PTR_ERR(skb);
  215. bt_dev_err(hdev, "QCA preshutdown_cmd failed (%d)", err);
  216. return err;
  217. }
  218. kfree_skb(skb);
  219. return 0;
  220. }
  221. EXPORT_SYMBOL_GPL(qca_send_pre_shutdown_cmd);
  222. static bool qca_filename_has_extension(const char *filename)
  223. {
  224. const char *suffix = strrchr(filename, '.');
  225. /* File extensions require a dot, but not as the first or last character */
  226. if (!suffix || suffix == filename || *(suffix + 1) == '\0')
  227. return 0;
  228. /* Avoid matching directories with names that look like files with extensions */
  229. return !strchr(suffix, '/');
  230. }
  231. static bool qca_get_alt_nvm_file(char *filename, size_t max_size)
  232. {
  233. char fwname[64];
  234. const char *suffix;
  235. /* nvm file name has an extension, replace with .bin */
  236. if (qca_filename_has_extension(filename)) {
  237. suffix = strrchr(filename, '.');
  238. strscpy(fwname, filename, suffix - filename + 1);
  239. snprintf(fwname + (suffix - filename),
  240. sizeof(fwname) - (suffix - filename), ".bin");
  241. /* If nvm file is already the default one, return false to skip the retry. */
  242. if (strcmp(fwname, filename) == 0)
  243. return false;
  244. snprintf(filename, max_size, "%s", fwname);
  245. return true;
  246. }
  247. return false;
  248. }
  249. static int qca_tlv_check_data(struct hci_dev *hdev,
  250. struct qca_fw_config *config,
  251. u8 *fw_data, size_t fw_size,
  252. enum qca_btsoc_type soc_type)
  253. {
  254. const u8 *data;
  255. u32 type_len;
  256. u16 tag_id, tag_len;
  257. int idx, length;
  258. struct tlv_type_hdr *tlv;
  259. struct tlv_type_patch *tlv_patch;
  260. struct tlv_type_nvm *tlv_nvm;
  261. uint8_t nvm_baud_rate = config->user_baud_rate;
  262. u8 type;
  263. config->dnld_mode = QCA_SKIP_EVT_NONE;
  264. config->dnld_type = QCA_SKIP_EVT_NONE;
  265. switch (config->type) {
  266. case ELF_TYPE_PATCH:
  267. if (fw_size < 7)
  268. return -EINVAL;
  269. config->dnld_mode = QCA_SKIP_EVT_VSE_CC;
  270. config->dnld_type = QCA_SKIP_EVT_VSE_CC;
  271. bt_dev_dbg(hdev, "File Class : 0x%x", fw_data[4]);
  272. bt_dev_dbg(hdev, "Data Encoding : 0x%x", fw_data[5]);
  273. bt_dev_dbg(hdev, "File version : 0x%x", fw_data[6]);
  274. break;
  275. case TLV_TYPE_PATCH:
  276. if (fw_size < sizeof(struct tlv_type_hdr) + sizeof(struct tlv_type_patch))
  277. return -EINVAL;
  278. tlv = (struct tlv_type_hdr *)fw_data;
  279. type_len = le32_to_cpu(tlv->type_len);
  280. tlv_patch = (struct tlv_type_patch *)tlv->data;
  281. /* For Rome version 1.1 to 3.1, all segment commands
  282. * are acked by a vendor specific event (VSE).
  283. * For Rome >= 3.2, the download mode field indicates
  284. * if VSE is skipped by the controller.
  285. * In case VSE is skipped, only the last segment is acked.
  286. */
  287. config->dnld_mode = tlv_patch->download_mode;
  288. config->dnld_type = config->dnld_mode;
  289. BT_DBG("TLV Type\t\t : 0x%x", type_len & 0x000000ff);
  290. BT_DBG("Total Length : %d bytes",
  291. le32_to_cpu(tlv_patch->total_size));
  292. BT_DBG("Patch Data Length : %d bytes",
  293. le32_to_cpu(tlv_patch->data_length));
  294. BT_DBG("Signing Format Version : 0x%x",
  295. tlv_patch->format_version);
  296. BT_DBG("Signature Algorithm : 0x%x",
  297. tlv_patch->signature);
  298. BT_DBG("Download mode : 0x%x",
  299. tlv_patch->download_mode);
  300. BT_DBG("Reserved : 0x%x",
  301. tlv_patch->reserved1);
  302. BT_DBG("Product ID : 0x%04x",
  303. le16_to_cpu(tlv_patch->product_id));
  304. BT_DBG("Rom Build Version : 0x%04x",
  305. le16_to_cpu(tlv_patch->rom_build));
  306. BT_DBG("Patch Version : 0x%04x",
  307. le16_to_cpu(tlv_patch->patch_version));
  308. BT_DBG("Reserved : 0x%x",
  309. le16_to_cpu(tlv_patch->reserved2));
  310. BT_DBG("Patch Entry Address : 0x%x",
  311. le32_to_cpu(tlv_patch->entry));
  312. break;
  313. case TLV_TYPE_NVM:
  314. if (fw_size < sizeof(struct tlv_type_hdr))
  315. return -EINVAL;
  316. tlv = (struct tlv_type_hdr *)fw_data;
  317. type_len = le32_to_cpu(tlv->type_len);
  318. length = type_len >> 8;
  319. type = type_len & 0xff;
  320. /* Some NVM files have more than one set of tags, only parse
  321. * the first set when it has type 2 for now. When there is
  322. * more than one set there is an enclosing header of type 4.
  323. */
  324. if (type == 4) {
  325. if (fw_size < 2 * sizeof(struct tlv_type_hdr))
  326. return -EINVAL;
  327. tlv++;
  328. type_len = le32_to_cpu(tlv->type_len);
  329. length = type_len >> 8;
  330. type = type_len & 0xff;
  331. }
  332. BT_DBG("TLV Type\t\t : 0x%x", type);
  333. BT_DBG("Length\t\t : %d bytes", length);
  334. if (type != 2)
  335. break;
  336. if (fw_size < length + (tlv->data - fw_data))
  337. return -EINVAL;
  338. idx = 0;
  339. data = tlv->data;
  340. while (idx < length - sizeof(struct tlv_type_nvm)) {
  341. tlv_nvm = (struct tlv_type_nvm *)(data + idx);
  342. tag_id = le16_to_cpu(tlv_nvm->tag_id);
  343. tag_len = le16_to_cpu(tlv_nvm->tag_len);
  344. if (length < idx + sizeof(struct tlv_type_nvm) + tag_len)
  345. return -EINVAL;
  346. /* Update NVM tags as needed */
  347. switch (tag_id) {
  348. case EDL_TAG_ID_BD_ADDR:
  349. if (tag_len != sizeof(bdaddr_t))
  350. return -EINVAL;
  351. memcpy(&config->bdaddr, tlv_nvm->data, sizeof(bdaddr_t));
  352. break;
  353. case EDL_TAG_ID_HCI:
  354. if (tag_len < 3)
  355. return -EINVAL;
  356. /* HCI transport layer parameters
  357. * enabling software inband sleep
  358. * onto controller side.
  359. */
  360. tlv_nvm->data[0] |= 0x80;
  361. /* UART Baud Rate */
  362. if (soc_type >= QCA_WCN3991)
  363. tlv_nvm->data[1] = nvm_baud_rate;
  364. else
  365. tlv_nvm->data[2] = nvm_baud_rate;
  366. break;
  367. case EDL_TAG_ID_DEEP_SLEEP:
  368. if (tag_len < 1)
  369. return -EINVAL;
  370. /* Sleep enable mask
  371. * enabling deep sleep feature on controller.
  372. */
  373. tlv_nvm->data[0] |= 0x01;
  374. break;
  375. }
  376. idx += sizeof(struct tlv_type_nvm) + tag_len;
  377. }
  378. break;
  379. default:
  380. BT_ERR("Unknown TLV type %d", config->type);
  381. return -EINVAL;
  382. }
  383. return 0;
  384. }
  385. static int qca_tlv_send_segment(struct hci_dev *hdev, int seg_size,
  386. const u8 *data, enum qca_tlv_dnld_mode mode,
  387. enum qca_btsoc_type soc_type)
  388. {
  389. struct sk_buff *skb;
  390. struct edl_event_hdr *edl;
  391. struct tlv_seg_resp *tlv_resp;
  392. u8 cmd[MAX_SIZE_PER_TLV_SEGMENT + 2];
  393. int err = 0;
  394. u8 event_type = HCI_EV_VENDOR;
  395. u8 rlen = (sizeof(*edl) + sizeof(*tlv_resp));
  396. u8 rtype = EDL_TVL_DNLD_RES_EVT;
  397. cmd[0] = EDL_PATCH_TLV_REQ_CMD;
  398. cmd[1] = seg_size;
  399. memcpy(cmd + 2, data, seg_size);
  400. if (mode == QCA_SKIP_EVT_VSE_CC || mode == QCA_SKIP_EVT_VSE)
  401. return __hci_cmd_send(hdev, EDL_PATCH_CMD_OPCODE, seg_size + 2,
  402. cmd);
  403. /* Unlike other SoC's sending version command response as payload to
  404. * VSE event. WCN3991 sends version command response as a payload to
  405. * command complete event.
  406. */
  407. if (soc_type >= QCA_WCN3991) {
  408. event_type = 0;
  409. rlen = sizeof(*edl);
  410. rtype = EDL_PATCH_TLV_REQ_CMD;
  411. }
  412. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, seg_size + 2, cmd,
  413. event_type, HCI_INIT_TIMEOUT);
  414. if (IS_ERR(skb)) {
  415. err = PTR_ERR(skb);
  416. bt_dev_err(hdev, "QCA Failed to send TLV segment (%d)", err);
  417. return err;
  418. }
  419. if (skb->len != rlen) {
  420. bt_dev_err(hdev, "QCA TLV response size mismatch");
  421. err = -EILSEQ;
  422. goto out;
  423. }
  424. edl = (struct edl_event_hdr *)(skb->data);
  425. if (edl->cresp != EDL_CMD_REQ_RES_EVT || edl->rtype != rtype) {
  426. bt_dev_err(hdev, "QCA TLV with error stat 0x%x rtype 0x%x",
  427. edl->cresp, edl->rtype);
  428. err = -EIO;
  429. }
  430. if (soc_type >= QCA_WCN3991)
  431. goto out;
  432. tlv_resp = (struct tlv_seg_resp *)(edl->data);
  433. if (tlv_resp->result) {
  434. bt_dev_err(hdev, "QCA TLV with error stat 0x%x rtype 0x%x (0x%x)",
  435. edl->cresp, edl->rtype, tlv_resp->result);
  436. }
  437. out:
  438. kfree_skb(skb);
  439. return err;
  440. }
  441. static int qca_inject_cmd_complete_event(struct hci_dev *hdev)
  442. {
  443. struct hci_event_hdr *hdr;
  444. struct hci_ev_cmd_complete *evt;
  445. struct sk_buff *skb;
  446. skb = bt_skb_alloc(sizeof(*hdr) + sizeof(*evt) + 1, GFP_KERNEL);
  447. if (!skb)
  448. return -ENOMEM;
  449. hdr = skb_put(skb, sizeof(*hdr));
  450. hdr->evt = HCI_EV_CMD_COMPLETE;
  451. hdr->plen = sizeof(*evt) + 1;
  452. evt = skb_put(skb, sizeof(*evt));
  453. evt->ncmd = 1;
  454. evt->opcode = cpu_to_le16(QCA_HCI_CC_OPCODE);
  455. skb_put_u8(skb, QCA_HCI_CC_SUCCESS);
  456. hci_skb_pkt_type(skb) = HCI_EVENT_PKT;
  457. return hci_recv_frame(hdev, skb);
  458. }
  459. static int qca_download_firmware(struct hci_dev *hdev,
  460. struct qca_fw_config *config,
  461. enum qca_btsoc_type soc_type,
  462. u8 rom_ver)
  463. {
  464. const struct firmware *fw;
  465. u8 *data;
  466. const u8 *segment;
  467. int ret, size, remain, i = 0;
  468. bt_dev_info(hdev, "QCA Downloading %s", config->fwname);
  469. ret = request_firmware(&fw, config->fwname, &hdev->dev);
  470. if (ret) {
  471. /* For WCN6750, if mbn file is not present then check for
  472. * tlv file.
  473. */
  474. if (soc_type == QCA_WCN6750 && config->type == ELF_TYPE_PATCH) {
  475. bt_dev_dbg(hdev, "QCA Failed to request file: %s (%d)",
  476. config->fwname, ret);
  477. config->type = TLV_TYPE_PATCH;
  478. snprintf(config->fwname, sizeof(config->fwname),
  479. "qca/msbtfw%02x.tlv", rom_ver);
  480. bt_dev_info(hdev, "QCA Downloading %s", config->fwname);
  481. ret = request_firmware(&fw, config->fwname, &hdev->dev);
  482. if (ret) {
  483. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  484. config->fwname, ret);
  485. return ret;
  486. }
  487. }
  488. /* If the board-specific file is missing, try loading the default
  489. * one, unless that was attempted already.
  490. */
  491. else if (config->type == TLV_TYPE_NVM &&
  492. qca_get_alt_nvm_file(config->fwname, sizeof(config->fwname))) {
  493. bt_dev_info(hdev, "QCA Downloading %s", config->fwname);
  494. ret = request_firmware(&fw, config->fwname, &hdev->dev);
  495. if (ret) {
  496. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  497. config->fwname, ret);
  498. return ret;
  499. }
  500. } else {
  501. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  502. config->fwname, ret);
  503. return ret;
  504. }
  505. }
  506. size = fw->size;
  507. data = vmalloc(fw->size);
  508. if (!data) {
  509. bt_dev_err(hdev, "QCA Failed to allocate memory for file: %s",
  510. config->fwname);
  511. release_firmware(fw);
  512. return -ENOMEM;
  513. }
  514. memcpy(data, fw->data, size);
  515. release_firmware(fw);
  516. ret = qca_tlv_check_data(hdev, config, data, size, soc_type);
  517. if (ret)
  518. goto out;
  519. segment = data;
  520. remain = size;
  521. while (remain > 0) {
  522. int segsize = min(MAX_SIZE_PER_TLV_SEGMENT, remain);
  523. bt_dev_dbg(hdev, "Send segment %d, size %d", i++, segsize);
  524. remain -= segsize;
  525. /* The last segment is always acked regardless download mode */
  526. if (!remain || segsize < MAX_SIZE_PER_TLV_SEGMENT)
  527. config->dnld_mode = QCA_SKIP_EVT_NONE;
  528. ret = qca_tlv_send_segment(hdev, segsize, segment,
  529. config->dnld_mode, soc_type);
  530. if (ret)
  531. goto out;
  532. segment += segsize;
  533. }
  534. /* Latest qualcomm chipsets are not sending a command complete event
  535. * for every fw packet sent. They only respond with a vendor specific
  536. * event for the last packet. This optimization in the chip will
  537. * decrease the BT in initialization time. Here we will inject a command
  538. * complete event to avoid a command timeout error message.
  539. */
  540. if (config->dnld_type == QCA_SKIP_EVT_VSE_CC ||
  541. config->dnld_type == QCA_SKIP_EVT_VSE)
  542. ret = qca_inject_cmd_complete_event(hdev);
  543. out:
  544. vfree(data);
  545. return ret;
  546. }
  547. static int qca_disable_soc_logging(struct hci_dev *hdev)
  548. {
  549. struct sk_buff *skb;
  550. u8 cmd[2];
  551. int err;
  552. cmd[0] = QCA_DISABLE_LOGGING_SUB_OP;
  553. cmd[1] = 0x00;
  554. skb = __hci_cmd_sync_ev(hdev, QCA_DISABLE_LOGGING, sizeof(cmd), cmd,
  555. HCI_EV_CMD_COMPLETE, HCI_INIT_TIMEOUT);
  556. if (IS_ERR(skb)) {
  557. err = PTR_ERR(skb);
  558. bt_dev_err(hdev, "QCA Failed to disable soc logging(%d)", err);
  559. return err;
  560. }
  561. kfree_skb(skb);
  562. return 0;
  563. }
  564. int qca_set_bdaddr_rome(struct hci_dev *hdev, const bdaddr_t *bdaddr)
  565. {
  566. struct sk_buff *skb;
  567. u8 cmd[9];
  568. int err;
  569. cmd[0] = EDL_NVM_ACCESS_SET_REQ_CMD;
  570. cmd[1] = 0x02; /* TAG ID */
  571. cmd[2] = sizeof(bdaddr_t); /* size */
  572. memcpy(cmd + 3, bdaddr, sizeof(bdaddr_t));
  573. skb = __hci_cmd_sync_ev(hdev, EDL_NVM_ACCESS_OPCODE, sizeof(cmd), cmd,
  574. HCI_EV_VENDOR, HCI_INIT_TIMEOUT);
  575. if (IS_ERR(skb)) {
  576. err = PTR_ERR(skb);
  577. bt_dev_err(hdev, "QCA Change address command failed (%d)", err);
  578. return err;
  579. }
  580. kfree_skb(skb);
  581. return 0;
  582. }
  583. EXPORT_SYMBOL_GPL(qca_set_bdaddr_rome);
  584. static int qca_check_bdaddr(struct hci_dev *hdev, const struct qca_fw_config *config)
  585. {
  586. struct hci_rp_read_bd_addr *bda;
  587. struct sk_buff *skb;
  588. int err;
  589. if (bacmp(&hdev->public_addr, BDADDR_ANY))
  590. return 0;
  591. skb = __hci_cmd_sync(hdev, HCI_OP_READ_BD_ADDR, 0, NULL,
  592. HCI_INIT_TIMEOUT);
  593. if (IS_ERR(skb)) {
  594. err = PTR_ERR(skb);
  595. bt_dev_err(hdev, "Failed to read device address (%d)", err);
  596. return err;
  597. }
  598. if (skb->len != sizeof(*bda)) {
  599. bt_dev_err(hdev, "Device address length mismatch");
  600. kfree_skb(skb);
  601. return -EIO;
  602. }
  603. bda = (struct hci_rp_read_bd_addr *)skb->data;
  604. if (!bacmp(&bda->bdaddr, &config->bdaddr))
  605. set_bit(HCI_QUIRK_USE_BDADDR_PROPERTY, &hdev->quirks);
  606. kfree_skb(skb);
  607. return 0;
  608. }
  609. static void qca_get_nvm_name_by_board(char *fwname, size_t max_size,
  610. const char *stem, enum qca_btsoc_type soc_type,
  611. struct qca_btsoc_version ver, u8 rom_ver, u16 bid)
  612. {
  613. const char *variant;
  614. const char *prefix;
  615. /* Set the default value to variant and prefix */
  616. variant = "";
  617. prefix = "b";
  618. if (soc_type == QCA_QCA2066)
  619. prefix = "";
  620. if (soc_type == QCA_WCN6855 || soc_type == QCA_QCA2066) {
  621. /* If the chip is manufactured by GlobalFoundries */
  622. if ((le32_to_cpu(ver.soc_id) & QCA_HSP_GF_SOC_MASK) == QCA_HSP_GF_SOC_ID)
  623. variant = "g";
  624. }
  625. if (rom_ver != 0) {
  626. if (bid == 0x0 || bid == 0xffff)
  627. snprintf(fwname, max_size, "qca/%s%02x%s.bin", stem, rom_ver, variant);
  628. else
  629. snprintf(fwname, max_size, "qca/%s%02x%s.%s%02x", stem, rom_ver,
  630. variant, prefix, bid);
  631. } else {
  632. if (bid == 0x0 || bid == 0xffff)
  633. snprintf(fwname, max_size, "qca/%s%s.bin", stem, variant);
  634. else
  635. snprintf(fwname, max_size, "qca/%s%s.%s%02x", stem, variant, prefix, bid);
  636. }
  637. }
  638. int qca_uart_setup(struct hci_dev *hdev, uint8_t baudrate,
  639. enum qca_btsoc_type soc_type, struct qca_btsoc_version ver,
  640. const char *firmware_name)
  641. {
  642. struct qca_fw_config config = {};
  643. const char *variant = "";
  644. int err;
  645. u8 rom_ver = 0;
  646. u32 soc_ver;
  647. u16 boardid = 0;
  648. bt_dev_dbg(hdev, "QCA setup on UART");
  649. soc_ver = get_soc_ver(ver.soc_id, ver.rom_ver);
  650. bt_dev_info(hdev, "QCA controller version 0x%08x", soc_ver);
  651. config.user_baud_rate = baudrate;
  652. /* Firmware files to download are based on ROM version.
  653. * ROM version is derived from last two bytes of soc_ver.
  654. */
  655. if (soc_type == QCA_WCN3988)
  656. rom_ver = ((soc_ver & 0x00000f00) >> 0x05) | (soc_ver & 0x0000000f);
  657. else
  658. rom_ver = ((soc_ver & 0x00000f00) >> 0x04) | (soc_ver & 0x0000000f);
  659. if (soc_type == QCA_WCN6750)
  660. qca_send_patch_config_cmd(hdev);
  661. /* Download rampatch file */
  662. config.type = TLV_TYPE_PATCH;
  663. switch (soc_type) {
  664. case QCA_WCN3990:
  665. case QCA_WCN3991:
  666. case QCA_WCN3998:
  667. snprintf(config.fwname, sizeof(config.fwname),
  668. "qca/crbtfw%02x.tlv", rom_ver);
  669. break;
  670. case QCA_WCN3988:
  671. snprintf(config.fwname, sizeof(config.fwname),
  672. "qca/apbtfw%02x.tlv", rom_ver);
  673. break;
  674. case QCA_QCA2066:
  675. snprintf(config.fwname, sizeof(config.fwname),
  676. "qca/hpbtfw%02x.tlv", rom_ver);
  677. break;
  678. case QCA_QCA6390:
  679. snprintf(config.fwname, sizeof(config.fwname),
  680. "qca/htbtfw%02x.tlv", rom_ver);
  681. break;
  682. case QCA_WCN6750:
  683. /* Choose mbn file by default.If mbn file is not found
  684. * then choose tlv file
  685. */
  686. config.type = ELF_TYPE_PATCH;
  687. snprintf(config.fwname, sizeof(config.fwname),
  688. "qca/msbtfw%02x.mbn", rom_ver);
  689. break;
  690. case QCA_WCN6855:
  691. snprintf(config.fwname, sizeof(config.fwname),
  692. "qca/hpbtfw%02x.tlv", rom_ver);
  693. break;
  694. case QCA_WCN7850:
  695. snprintf(config.fwname, sizeof(config.fwname),
  696. "qca/hmtbtfw%02x.tlv", rom_ver);
  697. break;
  698. default:
  699. snprintf(config.fwname, sizeof(config.fwname),
  700. "qca/rampatch_%08x.bin", soc_ver);
  701. }
  702. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  703. if (err < 0) {
  704. bt_dev_err(hdev, "QCA Failed to download patch (%d)", err);
  705. return err;
  706. }
  707. /* Give the controller some time to get ready to receive the NVM */
  708. msleep(10);
  709. if (soc_type == QCA_QCA2066 || soc_type == QCA_WCN7850)
  710. qca_read_fw_board_id(hdev, &boardid);
  711. /* Download NVM configuration */
  712. config.type = TLV_TYPE_NVM;
  713. if (firmware_name) {
  714. /* The firmware name has an extension, use it directly */
  715. if (qca_filename_has_extension(firmware_name)) {
  716. snprintf(config.fwname, sizeof(config.fwname), "qca/%s", firmware_name);
  717. } else {
  718. qca_read_fw_board_id(hdev, &boardid);
  719. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  720. firmware_name, soc_type, ver, 0, boardid);
  721. }
  722. } else {
  723. switch (soc_type) {
  724. case QCA_WCN3990:
  725. case QCA_WCN3991:
  726. case QCA_WCN3998:
  727. if (le32_to_cpu(ver.soc_id) == QCA_WCN3991_SOC_ID)
  728. variant = "u";
  729. snprintf(config.fwname, sizeof(config.fwname),
  730. "qca/crnv%02x%s.bin", rom_ver, variant);
  731. break;
  732. case QCA_WCN3988:
  733. snprintf(config.fwname, sizeof(config.fwname),
  734. "qca/apnv%02x.bin", rom_ver);
  735. break;
  736. case QCA_QCA2066:
  737. qca_get_nvm_name_by_board(config.fwname,
  738. sizeof(config.fwname), "hpnv", soc_type, ver,
  739. rom_ver, boardid);
  740. break;
  741. case QCA_QCA6390:
  742. snprintf(config.fwname, sizeof(config.fwname),
  743. "qca/htnv%02x.bin", rom_ver);
  744. break;
  745. case QCA_WCN6750:
  746. snprintf(config.fwname, sizeof(config.fwname),
  747. "qca/msnv%02x.bin", rom_ver);
  748. break;
  749. case QCA_WCN6855:
  750. qca_read_fw_board_id(hdev, &boardid);
  751. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  752. "hpnv", soc_type, ver, rom_ver, boardid);
  753. break;
  754. case QCA_WCN7850:
  755. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  756. "hmtnv", soc_type, ver, rom_ver, boardid);
  757. break;
  758. default:
  759. snprintf(config.fwname, sizeof(config.fwname),
  760. "qca/nvm_%08x.bin", soc_ver);
  761. }
  762. }
  763. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  764. if (err < 0) {
  765. bt_dev_err(hdev, "QCA Failed to download NVM (%d)", err);
  766. return err;
  767. }
  768. switch (soc_type) {
  769. case QCA_WCN3991:
  770. case QCA_QCA2066:
  771. case QCA_QCA6390:
  772. case QCA_WCN6750:
  773. case QCA_WCN6855:
  774. case QCA_WCN7850:
  775. err = qca_disable_soc_logging(hdev);
  776. if (err < 0)
  777. return err;
  778. break;
  779. default:
  780. break;
  781. }
  782. /* WCN399x and WCN6750 supports the Microsoft vendor extension with 0xFD70 as the
  783. * VsMsftOpCode.
  784. */
  785. switch (soc_type) {
  786. case QCA_WCN3988:
  787. case QCA_WCN3990:
  788. case QCA_WCN3991:
  789. case QCA_WCN3998:
  790. case QCA_WCN6750:
  791. hci_set_msft_opcode(hdev, 0xFD70);
  792. break;
  793. default:
  794. break;
  795. }
  796. /* Perform HCI reset */
  797. err = qca_send_reset(hdev);
  798. if (err < 0) {
  799. bt_dev_err(hdev, "QCA Failed to run HCI_RESET (%d)", err);
  800. return err;
  801. }
  802. switch (soc_type) {
  803. case QCA_WCN3991:
  804. case QCA_WCN6750:
  805. case QCA_WCN6855:
  806. case QCA_WCN7850:
  807. /* get fw build info */
  808. err = qca_read_fw_build_info(hdev);
  809. if (err < 0)
  810. return err;
  811. break;
  812. default:
  813. break;
  814. }
  815. err = qca_check_bdaddr(hdev, &config);
  816. if (err)
  817. return err;
  818. bt_dev_info(hdev, "QCA setup on UART is completed");
  819. return 0;
  820. }
  821. EXPORT_SYMBOL_GPL(qca_uart_setup);
  822. int qca_set_bdaddr(struct hci_dev *hdev, const bdaddr_t *bdaddr)
  823. {
  824. bdaddr_t bdaddr_swapped;
  825. struct sk_buff *skb;
  826. int err;
  827. baswap(&bdaddr_swapped, bdaddr);
  828. skb = __hci_cmd_sync_ev(hdev, EDL_WRITE_BD_ADDR_OPCODE, 6,
  829. &bdaddr_swapped, HCI_EV_VENDOR,
  830. HCI_INIT_TIMEOUT);
  831. if (IS_ERR(skb)) {
  832. err = PTR_ERR(skb);
  833. bt_dev_err(hdev, "QCA Change address cmd failed (%d)", err);
  834. return err;
  835. }
  836. kfree_skb(skb);
  837. return 0;
  838. }
  839. EXPORT_SYMBOL_GPL(qca_set_bdaddr);
  840. MODULE_AUTHOR("Ben Young Tae Kim <ytkim@qca.qualcomm.com>");
  841. MODULE_DESCRIPTION("Bluetooth support for Qualcomm Atheros family");
  842. MODULE_LICENSE("GPL");