psp-dev.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * AMD Platform Security Processor (PSP) interface
  4. *
  5. * Copyright (C) 2016,2019 Advanced Micro Devices, Inc.
  6. *
  7. * Author: Brijesh Singh <brijesh.singh@amd.com>
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/irqreturn.h>
  11. #include <linux/mutex.h>
  12. #include <linux/bitfield.h>
  13. #include <linux/delay.h>
  14. #include "sp-dev.h"
  15. #include "psp-dev.h"
  16. #include "sev-dev.h"
  17. #include "tee-dev.h"
  18. #include "platform-access.h"
  19. #include "dbc.h"
  20. #include "hsti.h"
  21. struct psp_device *psp_master;
  22. #define PSP_C2PMSG_17_CMDRESP_CMD GENMASK(19, 16)
  23. static int psp_mailbox_poll(const void __iomem *cmdresp_reg, unsigned int *cmdresp,
  24. unsigned int timeout_msecs)
  25. {
  26. while (true) {
  27. *cmdresp = ioread32(cmdresp_reg);
  28. if (FIELD_GET(PSP_CMDRESP_RESP, *cmdresp))
  29. return 0;
  30. if (!timeout_msecs--)
  31. break;
  32. usleep_range(1000, 1100);
  33. }
  34. return -ETIMEDOUT;
  35. }
  36. int psp_mailbox_command(struct psp_device *psp, enum psp_cmd cmd, void *cmdbuff,
  37. unsigned int timeout_msecs, unsigned int *cmdresp)
  38. {
  39. void __iomem *cmdresp_reg, *cmdbuff_lo_reg, *cmdbuff_hi_reg;
  40. int ret;
  41. if (!psp || !psp->vdata || !psp->vdata->cmdresp_reg ||
  42. !psp->vdata->cmdbuff_addr_lo_reg || !psp->vdata->cmdbuff_addr_hi_reg)
  43. return -ENODEV;
  44. cmdresp_reg = psp->io_regs + psp->vdata->cmdresp_reg;
  45. cmdbuff_lo_reg = psp->io_regs + psp->vdata->cmdbuff_addr_lo_reg;
  46. cmdbuff_hi_reg = psp->io_regs + psp->vdata->cmdbuff_addr_hi_reg;
  47. mutex_lock(&psp->mailbox_mutex);
  48. /* Ensure mailbox is ready for a command */
  49. ret = -EBUSY;
  50. if (psp_mailbox_poll(cmdresp_reg, cmdresp, 0))
  51. goto unlock;
  52. if (cmdbuff) {
  53. iowrite32(lower_32_bits(__psp_pa(cmdbuff)), cmdbuff_lo_reg);
  54. iowrite32(upper_32_bits(__psp_pa(cmdbuff)), cmdbuff_hi_reg);
  55. }
  56. *cmdresp = FIELD_PREP(PSP_C2PMSG_17_CMDRESP_CMD, cmd);
  57. iowrite32(*cmdresp, cmdresp_reg);
  58. ret = psp_mailbox_poll(cmdresp_reg, cmdresp, timeout_msecs);
  59. unlock:
  60. mutex_unlock(&psp->mailbox_mutex);
  61. return ret;
  62. }
  63. int psp_extended_mailbox_cmd(struct psp_device *psp, unsigned int timeout_msecs,
  64. struct psp_ext_request *req)
  65. {
  66. unsigned int reg;
  67. int ret;
  68. print_hex_dump_debug("->psp ", DUMP_PREFIX_OFFSET, 16, 2, req,
  69. req->header.payload_size, false);
  70. ret = psp_mailbox_command(psp, PSP_CMD_TEE_EXTENDED_CMD, (void *)req,
  71. timeout_msecs, &reg);
  72. if (ret) {
  73. return ret;
  74. } else if (FIELD_GET(PSP_CMDRESP_STS, reg)) {
  75. req->header.status = FIELD_GET(PSP_CMDRESP_STS, reg);
  76. return -EIO;
  77. }
  78. print_hex_dump_debug("<-psp ", DUMP_PREFIX_OFFSET, 16, 2, req,
  79. req->header.payload_size, false);
  80. return 0;
  81. }
  82. static struct psp_device *psp_alloc_struct(struct sp_device *sp)
  83. {
  84. struct device *dev = sp->dev;
  85. struct psp_device *psp;
  86. psp = devm_kzalloc(dev, sizeof(*psp), GFP_KERNEL);
  87. if (!psp)
  88. return NULL;
  89. psp->dev = dev;
  90. psp->sp = sp;
  91. snprintf(psp->name, sizeof(psp->name), "psp-%u", sp->ord);
  92. return psp;
  93. }
  94. static irqreturn_t psp_irq_handler(int irq, void *data)
  95. {
  96. struct psp_device *psp = data;
  97. unsigned int status;
  98. /* Read the interrupt status: */
  99. status = ioread32(psp->io_regs + psp->vdata->intsts_reg);
  100. /* Clear the interrupt status by writing the same value we read. */
  101. iowrite32(status, psp->io_regs + psp->vdata->intsts_reg);
  102. /* invoke subdevice interrupt handlers */
  103. if (status) {
  104. if (psp->sev_irq_handler)
  105. psp->sev_irq_handler(irq, psp->sev_irq_data, status);
  106. }
  107. return IRQ_HANDLED;
  108. }
  109. static unsigned int psp_get_capability(struct psp_device *psp)
  110. {
  111. unsigned int val = ioread32(psp->io_regs + psp->vdata->feature_reg);
  112. /*
  113. * Check for a access to the registers. If this read returns
  114. * 0xffffffff, it's likely that the system is running a broken
  115. * BIOS which disallows access to the device. Stop here and
  116. * fail the PSP initialization (but not the load, as the CCP
  117. * could get properly initialized).
  118. */
  119. if (val == 0xffffffff) {
  120. dev_notice(psp->dev, "psp: unable to access the device: you might be running a broken BIOS.\n");
  121. return -ENODEV;
  122. }
  123. psp->capability.raw = val;
  124. return 0;
  125. }
  126. static int psp_check_sev_support(struct psp_device *psp)
  127. {
  128. /* Check if device supports SEV feature */
  129. if (!psp->capability.sev) {
  130. dev_dbg(psp->dev, "psp does not support SEV\n");
  131. return -ENODEV;
  132. }
  133. return 0;
  134. }
  135. static int psp_check_tee_support(struct psp_device *psp)
  136. {
  137. /* Check if device supports TEE feature */
  138. if (!psp->capability.tee) {
  139. dev_dbg(psp->dev, "psp does not support TEE\n");
  140. return -ENODEV;
  141. }
  142. return 0;
  143. }
  144. static int psp_init(struct psp_device *psp)
  145. {
  146. int ret;
  147. if (!psp_check_sev_support(psp)) {
  148. ret = sev_dev_init(psp);
  149. if (ret)
  150. return ret;
  151. }
  152. if (!psp_check_tee_support(psp)) {
  153. ret = tee_dev_init(psp);
  154. if (ret)
  155. return ret;
  156. }
  157. if (psp->vdata->platform_access) {
  158. ret = platform_access_dev_init(psp);
  159. if (ret)
  160. return ret;
  161. }
  162. /* dbc must come after platform access as it tests the feature */
  163. if (PSP_FEATURE(psp, DBC) ||
  164. psp->capability.dbc_thru_ext) {
  165. ret = dbc_dev_init(psp);
  166. if (ret)
  167. return ret;
  168. }
  169. /* HSTI uses platform access on some systems. */
  170. ret = psp_init_hsti(psp);
  171. if (ret)
  172. return ret;
  173. return 0;
  174. }
  175. int psp_dev_init(struct sp_device *sp)
  176. {
  177. struct device *dev = sp->dev;
  178. struct psp_device *psp;
  179. int ret;
  180. ret = -ENOMEM;
  181. psp = psp_alloc_struct(sp);
  182. if (!psp)
  183. goto e_err;
  184. sp->psp_data = psp;
  185. psp->vdata = (struct psp_vdata *)sp->dev_vdata->psp_vdata;
  186. if (!psp->vdata) {
  187. ret = -ENODEV;
  188. dev_err(dev, "missing driver data\n");
  189. goto e_err;
  190. }
  191. psp->io_regs = sp->io_map;
  192. mutex_init(&psp->mailbox_mutex);
  193. ret = psp_get_capability(psp);
  194. if (ret)
  195. goto e_disable;
  196. /* Disable and clear interrupts until ready */
  197. iowrite32(0, psp->io_regs + psp->vdata->inten_reg);
  198. iowrite32(-1, psp->io_regs + psp->vdata->intsts_reg);
  199. /* Request an irq */
  200. ret = sp_request_psp_irq(psp->sp, psp_irq_handler, psp->name, psp);
  201. if (ret) {
  202. dev_err(dev, "psp: unable to allocate an IRQ\n");
  203. goto e_err;
  204. }
  205. /* master device must be set for platform access */
  206. if (psp->sp->set_psp_master_device)
  207. psp->sp->set_psp_master_device(psp->sp);
  208. ret = psp_init(psp);
  209. if (ret)
  210. goto e_irq;
  211. /* Enable interrupt */
  212. iowrite32(-1, psp->io_regs + psp->vdata->inten_reg);
  213. dev_notice(dev, "psp enabled\n");
  214. return 0;
  215. e_irq:
  216. if (sp->clear_psp_master_device)
  217. sp->clear_psp_master_device(sp);
  218. sp_free_psp_irq(psp->sp, psp);
  219. e_err:
  220. sp->psp_data = NULL;
  221. dev_notice(dev, "psp initialization failed\n");
  222. return ret;
  223. e_disable:
  224. sp->psp_data = NULL;
  225. return ret;
  226. }
  227. void psp_dev_destroy(struct sp_device *sp)
  228. {
  229. struct psp_device *psp = sp->psp_data;
  230. if (!psp)
  231. return;
  232. sev_dev_destroy(psp);
  233. tee_dev_destroy(psp);
  234. dbc_dev_destroy(psp);
  235. platform_access_dev_destroy(psp);
  236. sp_free_psp_irq(sp, psp);
  237. if (sp->clear_psp_master_device)
  238. sp->clear_psp_master_device(sp);
  239. }
  240. void psp_set_sev_irq_handler(struct psp_device *psp, psp_irq_handler_t handler,
  241. void *data)
  242. {
  243. psp->sev_irq_data = data;
  244. psp->sev_irq_handler = handler;
  245. }
  246. void psp_clear_sev_irq_handler(struct psp_device *psp)
  247. {
  248. psp_set_sev_irq_handler(psp, NULL, NULL);
  249. }
  250. struct psp_device *psp_get_master_device(void)
  251. {
  252. struct sp_device *sp = sp_get_psp_master_device();
  253. return sp ? sp->psp_data : NULL;
  254. }
  255. void psp_pci_init(void)
  256. {
  257. psp_master = psp_get_master_device();
  258. if (!psp_master)
  259. return;
  260. sev_pci_init();
  261. }
  262. void psp_pci_exit(void)
  263. {
  264. if (!psp_master)
  265. return;
  266. sev_pci_exit();
  267. }