mgag200_drv.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright 2012 Red Hat
  4. *
  5. * Authors: Matthew Garrett
  6. * Dave Airlie
  7. */
  8. #include <linux/module.h>
  9. #include <linux/pci.h>
  10. #include <drm/drm_aperture.h>
  11. #include <drm/drm_atomic_helper.h>
  12. #include <drm/drm_drv.h>
  13. #include <drm/drm_fbdev_shmem.h>
  14. #include <drm/drm_file.h>
  15. #include <drm/drm_ioctl.h>
  16. #include <drm/drm_managed.h>
  17. #include <drm/drm_module.h>
  18. #include <drm/drm_pciids.h>
  19. #include "mgag200_drv.h"
  20. static int mgag200_modeset = -1;
  21. MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
  22. module_param_named(modeset, mgag200_modeset, int, 0400);
  23. int mgag200_init_pci_options(struct pci_dev *pdev, u32 option, u32 option2)
  24. {
  25. struct device *dev = &pdev->dev;
  26. int err;
  27. err = pci_write_config_dword(pdev, PCI_MGA_OPTION, option);
  28. if (err != PCIBIOS_SUCCESSFUL) {
  29. dev_err(dev, "pci_write_config_dword(PCI_MGA_OPTION) failed: %d\n", err);
  30. return pcibios_err_to_errno(err);
  31. }
  32. err = pci_write_config_dword(pdev, PCI_MGA_OPTION2, option2);
  33. if (err != PCIBIOS_SUCCESSFUL) {
  34. dev_err(dev, "pci_write_config_dword(PCI_MGA_OPTION2) failed: %d\n", err);
  35. return pcibios_err_to_errno(err);
  36. }
  37. return 0;
  38. }
  39. resource_size_t mgag200_probe_vram(void __iomem *mem, resource_size_t size)
  40. {
  41. int offset;
  42. int orig;
  43. int test1, test2;
  44. int orig1, orig2;
  45. size_t vram_size;
  46. /* Probe */
  47. orig = ioread16(mem);
  48. iowrite16(0, mem);
  49. vram_size = size;
  50. for (offset = 0x100000; offset < vram_size; offset += 0x4000) {
  51. orig1 = ioread8(mem + offset);
  52. orig2 = ioread8(mem + offset + 0x100);
  53. iowrite16(0xaa55, mem + offset);
  54. iowrite16(0xaa55, mem + offset + 0x100);
  55. test1 = ioread16(mem + offset);
  56. test2 = ioread16(mem);
  57. iowrite16(orig1, mem + offset);
  58. iowrite16(orig2, mem + offset + 0x100);
  59. if (test1 != 0xaa55)
  60. break;
  61. if (test2)
  62. break;
  63. }
  64. iowrite16(orig, mem);
  65. return offset - 65536;
  66. }
  67. /*
  68. * DRM driver
  69. */
  70. DEFINE_DRM_GEM_FOPS(mgag200_driver_fops);
  71. static const struct drm_driver mgag200_driver = {
  72. .driver_features = DRIVER_ATOMIC | DRIVER_GEM | DRIVER_MODESET,
  73. .fops = &mgag200_driver_fops,
  74. .name = DRIVER_NAME,
  75. .desc = DRIVER_DESC,
  76. .date = DRIVER_DATE,
  77. .major = DRIVER_MAJOR,
  78. .minor = DRIVER_MINOR,
  79. .patchlevel = DRIVER_PATCHLEVEL,
  80. DRM_GEM_SHMEM_DRIVER_OPS,
  81. };
  82. /*
  83. * DRM device
  84. */
  85. resource_size_t mgag200_device_probe_vram(struct mga_device *mdev)
  86. {
  87. return mgag200_probe_vram(mdev->vram, resource_size(mdev->vram_res));
  88. }
  89. int mgag200_device_preinit(struct mga_device *mdev)
  90. {
  91. struct drm_device *dev = &mdev->base;
  92. struct pci_dev *pdev = to_pci_dev(dev->dev);
  93. resource_size_t start, len;
  94. struct resource *res;
  95. /* BAR 1 contains registers */
  96. start = pci_resource_start(pdev, 1);
  97. len = pci_resource_len(pdev, 1);
  98. res = devm_request_mem_region(dev->dev, start, len, "mgadrmfb_mmio");
  99. if (!res) {
  100. drm_err(dev, "devm_request_mem_region(MMIO) failed\n");
  101. return -ENXIO;
  102. }
  103. mdev->rmmio_res = res;
  104. mdev->rmmio = pcim_iomap(pdev, 1, 0);
  105. if (!mdev->rmmio)
  106. return -ENOMEM;
  107. /* BAR 0 is VRAM */
  108. start = pci_resource_start(pdev, 0);
  109. len = pci_resource_len(pdev, 0);
  110. res = devm_request_mem_region(dev->dev, start, len, "mgadrmfb_vram");
  111. if (!res) {
  112. drm_err(dev, "devm_request_mem_region(VRAM) failed\n");
  113. return -ENXIO;
  114. }
  115. mdev->vram_res = res;
  116. #if defined(CONFIG_DRM_MGAG200_DISABLE_WRITECOMBINE)
  117. mdev->vram = devm_ioremap(dev->dev, res->start, resource_size(res));
  118. if (!mdev->vram)
  119. return -ENOMEM;
  120. #else
  121. mdev->vram = devm_ioremap_wc(dev->dev, res->start, resource_size(res));
  122. if (!mdev->vram)
  123. return -ENOMEM;
  124. /* Don't fail on errors, but performance might be reduced. */
  125. devm_arch_phys_wc_add(dev->dev, res->start, resource_size(res));
  126. #endif
  127. return 0;
  128. }
  129. int mgag200_device_init(struct mga_device *mdev,
  130. const struct mgag200_device_info *info,
  131. const struct mgag200_device_funcs *funcs)
  132. {
  133. struct drm_device *dev = &mdev->base;
  134. u8 crtcext3, misc;
  135. int ret;
  136. mdev->info = info;
  137. mdev->funcs = funcs;
  138. ret = drmm_mutex_init(dev, &mdev->rmmio_lock);
  139. if (ret)
  140. return ret;
  141. mutex_lock(&mdev->rmmio_lock);
  142. RREG_ECRT(0x03, crtcext3);
  143. crtcext3 |= MGAREG_CRTCEXT3_MGAMODE;
  144. WREG_ECRT(0x03, crtcext3);
  145. WREG_ECRT(0x04, 0x00);
  146. misc = RREG8(MGA_MISC_IN);
  147. misc |= MGAREG_MISC_RAMMAPEN |
  148. MGAREG_MISC_HIGH_PG_SEL;
  149. WREG8(MGA_MISC_OUT, misc);
  150. mutex_unlock(&mdev->rmmio_lock);
  151. WREG32(MGAREG_IEN, 0);
  152. return 0;
  153. }
  154. /*
  155. * PCI driver
  156. */
  157. static const struct pci_device_id mgag200_pciidlist[] = {
  158. { PCI_VENDOR_ID_MATROX, 0x520, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_PCI },
  159. { PCI_VENDOR_ID_MATROX, 0x521, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_AGP },
  160. { PCI_VENDOR_ID_MATROX, 0x522, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_SE_A },
  161. { PCI_VENDOR_ID_MATROX, 0x524, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_SE_B },
  162. { PCI_VENDOR_ID_MATROX, 0x530, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_EV },
  163. { PCI_VENDOR_ID_MATROX, 0x532, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_WB },
  164. { PCI_VENDOR_ID_MATROX, 0x533, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_EH },
  165. { PCI_VENDOR_ID_MATROX, 0x534, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_ER },
  166. { PCI_VENDOR_ID_MATROX, 0x536, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_EW3 },
  167. { PCI_VENDOR_ID_MATROX, 0x538, PCI_ANY_ID, PCI_ANY_ID, 0, 0, G200_EH3 },
  168. {0,}
  169. };
  170. MODULE_DEVICE_TABLE(pci, mgag200_pciidlist);
  171. static int
  172. mgag200_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  173. {
  174. enum mga_type type = (enum mga_type)ent->driver_data;
  175. struct mga_device *mdev;
  176. struct drm_device *dev;
  177. int ret;
  178. ret = drm_aperture_remove_conflicting_pci_framebuffers(pdev, &mgag200_driver);
  179. if (ret)
  180. return ret;
  181. ret = pcim_enable_device(pdev);
  182. if (ret)
  183. return ret;
  184. switch (type) {
  185. case G200_PCI:
  186. case G200_AGP:
  187. mdev = mgag200_g200_device_create(pdev, &mgag200_driver);
  188. break;
  189. case G200_SE_A:
  190. case G200_SE_B:
  191. mdev = mgag200_g200se_device_create(pdev, &mgag200_driver, type);
  192. break;
  193. case G200_WB:
  194. mdev = mgag200_g200wb_device_create(pdev, &mgag200_driver);
  195. break;
  196. case G200_EV:
  197. mdev = mgag200_g200ev_device_create(pdev, &mgag200_driver);
  198. break;
  199. case G200_EH:
  200. mdev = mgag200_g200eh_device_create(pdev, &mgag200_driver);
  201. break;
  202. case G200_EH3:
  203. mdev = mgag200_g200eh3_device_create(pdev, &mgag200_driver);
  204. break;
  205. case G200_ER:
  206. mdev = mgag200_g200er_device_create(pdev, &mgag200_driver);
  207. break;
  208. case G200_EW3:
  209. mdev = mgag200_g200ew3_device_create(pdev, &mgag200_driver);
  210. break;
  211. default:
  212. dev_err(&pdev->dev, "Device type %d is unsupported\n", type);
  213. return -ENODEV;
  214. }
  215. if (IS_ERR(mdev))
  216. return PTR_ERR(mdev);
  217. dev = &mdev->base;
  218. ret = drm_dev_register(dev, 0);
  219. if (ret)
  220. return ret;
  221. /*
  222. * FIXME: A 24-bit color depth does not work with 24 bpp on
  223. * G200ER. Force 32 bpp.
  224. */
  225. drm_fbdev_shmem_setup(dev, 32);
  226. return 0;
  227. }
  228. static void mgag200_pci_remove(struct pci_dev *pdev)
  229. {
  230. struct drm_device *dev = pci_get_drvdata(pdev);
  231. drm_dev_unregister(dev);
  232. drm_atomic_helper_shutdown(dev);
  233. }
  234. static void mgag200_pci_shutdown(struct pci_dev *pdev)
  235. {
  236. drm_atomic_helper_shutdown(pci_get_drvdata(pdev));
  237. }
  238. static struct pci_driver mgag200_pci_driver = {
  239. .name = DRIVER_NAME,
  240. .id_table = mgag200_pciidlist,
  241. .probe = mgag200_pci_probe,
  242. .remove = mgag200_pci_remove,
  243. .shutdown = mgag200_pci_shutdown,
  244. };
  245. drm_module_pci_driver_if_modeset(mgag200_pci_driver, mgag200_modeset);
  246. MODULE_AUTHOR(DRIVER_AUTHOR);
  247. MODULE_DESCRIPTION(DRIVER_DESC);
  248. MODULE_LICENSE("GPL");