lcdif_drv.c 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2022 Marek Vasut <marex@denx.de>
  4. *
  5. * This code is based on drivers/gpu/drm/mxsfb/mxsfb*
  6. */
  7. #include <linux/clk.h>
  8. #include <linux/dma-mapping.h>
  9. #include <linux/io.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/of_graph.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/pm_runtime.h>
  15. #include <drm/drm_atomic_helper.h>
  16. #include <drm/drm_bridge.h>
  17. #include <drm/drm_drv.h>
  18. #include <drm/drm_encoder.h>
  19. #include <drm/drm_fbdev_dma.h>
  20. #include <drm/drm_gem_dma_helper.h>
  21. #include <drm/drm_gem_framebuffer_helper.h>
  22. #include <drm/drm_mode_config.h>
  23. #include <drm/drm_module.h>
  24. #include <drm/drm_of.h>
  25. #include <drm/drm_probe_helper.h>
  26. #include <drm/drm_vblank.h>
  27. #include "lcdif_drv.h"
  28. #include "lcdif_regs.h"
  29. static const struct drm_mode_config_funcs lcdif_mode_config_funcs = {
  30. .fb_create = drm_gem_fb_create,
  31. .atomic_check = drm_atomic_helper_check,
  32. .atomic_commit = drm_atomic_helper_commit,
  33. };
  34. static const struct drm_mode_config_helper_funcs lcdif_mode_config_helpers = {
  35. .atomic_commit_tail = drm_atomic_helper_commit_tail_rpm,
  36. };
  37. static const struct drm_encoder_funcs lcdif_encoder_funcs = {
  38. .destroy = drm_encoder_cleanup,
  39. };
  40. static int lcdif_attach_bridge(struct lcdif_drm_private *lcdif)
  41. {
  42. struct device *dev = lcdif->drm->dev;
  43. struct device_node *ep;
  44. struct drm_bridge *bridge;
  45. int ret;
  46. for_each_endpoint_of_node(dev->of_node, ep) {
  47. struct device_node *remote;
  48. struct of_endpoint of_ep;
  49. struct drm_encoder *encoder;
  50. remote = of_graph_get_remote_port_parent(ep);
  51. if (!of_device_is_available(remote)) {
  52. of_node_put(remote);
  53. continue;
  54. }
  55. of_node_put(remote);
  56. ret = of_graph_parse_endpoint(ep, &of_ep);
  57. if (ret < 0) {
  58. dev_err(dev, "Failed to parse endpoint %pOF\n", ep);
  59. of_node_put(ep);
  60. return ret;
  61. }
  62. bridge = devm_drm_of_get_bridge(dev, dev->of_node, 0, of_ep.id);
  63. if (IS_ERR(bridge)) {
  64. of_node_put(ep);
  65. return dev_err_probe(dev, PTR_ERR(bridge),
  66. "Failed to get bridge for endpoint%u\n",
  67. of_ep.id);
  68. }
  69. encoder = devm_kzalloc(dev, sizeof(*encoder), GFP_KERNEL);
  70. if (!encoder) {
  71. dev_err(dev, "Failed to allocate encoder for endpoint%u\n",
  72. of_ep.id);
  73. of_node_put(ep);
  74. return -ENOMEM;
  75. }
  76. encoder->possible_crtcs = drm_crtc_mask(&lcdif->crtc);
  77. ret = drm_encoder_init(lcdif->drm, encoder, &lcdif_encoder_funcs,
  78. DRM_MODE_ENCODER_NONE, NULL);
  79. if (ret) {
  80. dev_err(dev, "Failed to initialize encoder for endpoint%u: %d\n",
  81. of_ep.id, ret);
  82. of_node_put(ep);
  83. return ret;
  84. }
  85. ret = drm_bridge_attach(encoder, bridge, NULL, 0);
  86. if (ret) {
  87. of_node_put(ep);
  88. return dev_err_probe(dev, ret,
  89. "Failed to attach bridge for endpoint%u\n",
  90. of_ep.id);
  91. }
  92. }
  93. return 0;
  94. }
  95. static irqreturn_t lcdif_irq_handler(int irq, void *data)
  96. {
  97. struct drm_device *drm = data;
  98. struct lcdif_drm_private *lcdif = drm->dev_private;
  99. u32 reg, stat;
  100. stat = readl(lcdif->base + LCDC_V8_INT_STATUS_D0);
  101. if (!stat)
  102. return IRQ_NONE;
  103. if (stat & INT_STATUS_D0_VS_BLANK) {
  104. reg = readl(lcdif->base + LCDC_V8_CTRLDESCL0_5);
  105. if (!(reg & CTRLDESCL0_5_SHADOW_LOAD_EN))
  106. drm_crtc_handle_vblank(&lcdif->crtc);
  107. }
  108. writel(stat, lcdif->base + LCDC_V8_INT_STATUS_D0);
  109. return IRQ_HANDLED;
  110. }
  111. static int lcdif_load(struct drm_device *drm)
  112. {
  113. struct platform_device *pdev = to_platform_device(drm->dev);
  114. struct lcdif_drm_private *lcdif;
  115. struct resource *res;
  116. int ret;
  117. lcdif = devm_kzalloc(&pdev->dev, sizeof(*lcdif), GFP_KERNEL);
  118. if (!lcdif)
  119. return -ENOMEM;
  120. lcdif->drm = drm;
  121. drm->dev_private = lcdif;
  122. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  123. lcdif->base = devm_ioremap_resource(drm->dev, res);
  124. if (IS_ERR(lcdif->base))
  125. return PTR_ERR(lcdif->base);
  126. lcdif->clk = devm_clk_get(drm->dev, "pix");
  127. if (IS_ERR(lcdif->clk))
  128. return PTR_ERR(lcdif->clk);
  129. lcdif->clk_axi = devm_clk_get(drm->dev, "axi");
  130. if (IS_ERR(lcdif->clk_axi))
  131. return PTR_ERR(lcdif->clk_axi);
  132. lcdif->clk_disp_axi = devm_clk_get(drm->dev, "disp_axi");
  133. if (IS_ERR(lcdif->clk_disp_axi))
  134. return PTR_ERR(lcdif->clk_disp_axi);
  135. platform_set_drvdata(pdev, drm);
  136. ret = dma_set_mask_and_coherent(drm->dev, DMA_BIT_MASK(36));
  137. if (ret)
  138. return ret;
  139. /* Modeset init */
  140. ret = drmm_mode_config_init(drm);
  141. if (ret) {
  142. dev_err(drm->dev, "Failed to initialize mode config\n");
  143. return ret;
  144. }
  145. ret = lcdif_kms_init(lcdif);
  146. if (ret < 0) {
  147. dev_err(drm->dev, "Failed to initialize KMS pipeline\n");
  148. return ret;
  149. }
  150. ret = drm_vblank_init(drm, drm->mode_config.num_crtc);
  151. if (ret < 0) {
  152. dev_err(drm->dev, "Failed to initialise vblank\n");
  153. return ret;
  154. }
  155. /* Start with vertical blanking interrupt reporting disabled. */
  156. drm_crtc_vblank_off(&lcdif->crtc);
  157. ret = lcdif_attach_bridge(lcdif);
  158. if (ret)
  159. return dev_err_probe(drm->dev, ret, "Cannot connect bridge\n");
  160. drm->mode_config.min_width = LCDIF_MIN_XRES;
  161. drm->mode_config.min_height = LCDIF_MIN_YRES;
  162. drm->mode_config.max_width = LCDIF_MAX_XRES;
  163. drm->mode_config.max_height = LCDIF_MAX_YRES;
  164. drm->mode_config.funcs = &lcdif_mode_config_funcs;
  165. drm->mode_config.helper_private = &lcdif_mode_config_helpers;
  166. drm_mode_config_reset(drm);
  167. ret = platform_get_irq(pdev, 0);
  168. if (ret < 0)
  169. return ret;
  170. lcdif->irq = ret;
  171. ret = devm_request_irq(drm->dev, lcdif->irq, lcdif_irq_handler, 0,
  172. drm->driver->name, drm);
  173. if (ret < 0) {
  174. dev_err(drm->dev, "Failed to install IRQ handler\n");
  175. return ret;
  176. }
  177. drm_kms_helper_poll_init(drm);
  178. drm_helper_hpd_irq_event(drm);
  179. pm_runtime_enable(drm->dev);
  180. return 0;
  181. }
  182. static void lcdif_unload(struct drm_device *drm)
  183. {
  184. struct lcdif_drm_private *lcdif = drm->dev_private;
  185. pm_runtime_get_sync(drm->dev);
  186. drm_crtc_vblank_off(&lcdif->crtc);
  187. drm_kms_helper_poll_fini(drm);
  188. pm_runtime_put_sync(drm->dev);
  189. pm_runtime_disable(drm->dev);
  190. drm->dev_private = NULL;
  191. }
  192. DEFINE_DRM_GEM_DMA_FOPS(fops);
  193. static const struct drm_driver lcdif_driver = {
  194. .driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_ATOMIC,
  195. DRM_GEM_DMA_DRIVER_OPS,
  196. .fops = &fops,
  197. .name = "imx-lcdif",
  198. .desc = "i.MX LCDIF Controller DRM",
  199. .date = "20220417",
  200. .major = 1,
  201. .minor = 0,
  202. };
  203. static const struct of_device_id lcdif_dt_ids[] = {
  204. { .compatible = "fsl,imx8mp-lcdif" },
  205. { .compatible = "fsl,imx93-lcdif" },
  206. { /* sentinel */ }
  207. };
  208. MODULE_DEVICE_TABLE(of, lcdif_dt_ids);
  209. static int lcdif_probe(struct platform_device *pdev)
  210. {
  211. struct drm_device *drm;
  212. int ret;
  213. drm = drm_dev_alloc(&lcdif_driver, &pdev->dev);
  214. if (IS_ERR(drm))
  215. return PTR_ERR(drm);
  216. ret = lcdif_load(drm);
  217. if (ret)
  218. goto err_free;
  219. ret = drm_dev_register(drm, 0);
  220. if (ret)
  221. goto err_unload;
  222. drm_fbdev_dma_setup(drm, 32);
  223. return 0;
  224. err_unload:
  225. lcdif_unload(drm);
  226. err_free:
  227. drm_dev_put(drm);
  228. return ret;
  229. }
  230. static void lcdif_remove(struct platform_device *pdev)
  231. {
  232. struct drm_device *drm = platform_get_drvdata(pdev);
  233. drm_dev_unregister(drm);
  234. drm_atomic_helper_shutdown(drm);
  235. lcdif_unload(drm);
  236. drm_dev_put(drm);
  237. }
  238. static void lcdif_shutdown(struct platform_device *pdev)
  239. {
  240. struct drm_device *drm = platform_get_drvdata(pdev);
  241. drm_atomic_helper_shutdown(drm);
  242. }
  243. static int __maybe_unused lcdif_rpm_suspend(struct device *dev)
  244. {
  245. struct drm_device *drm = dev_get_drvdata(dev);
  246. struct lcdif_drm_private *lcdif = drm->dev_private;
  247. /* These clock supply the DISPLAY CLOCK Domain */
  248. clk_disable_unprepare(lcdif->clk);
  249. /* These clock supply the System Bus, AXI, Write Path, LFIFO */
  250. clk_disable_unprepare(lcdif->clk_disp_axi);
  251. /* These clock supply the Control Bus, APB, APBH Ctrl Registers */
  252. clk_disable_unprepare(lcdif->clk_axi);
  253. return 0;
  254. }
  255. static int __maybe_unused lcdif_rpm_resume(struct device *dev)
  256. {
  257. struct drm_device *drm = dev_get_drvdata(dev);
  258. struct lcdif_drm_private *lcdif = drm->dev_private;
  259. /* These clock supply the Control Bus, APB, APBH Ctrl Registers */
  260. clk_prepare_enable(lcdif->clk_axi);
  261. /* These clock supply the System Bus, AXI, Write Path, LFIFO */
  262. clk_prepare_enable(lcdif->clk_disp_axi);
  263. /* These clock supply the DISPLAY CLOCK Domain */
  264. clk_prepare_enable(lcdif->clk);
  265. return 0;
  266. }
  267. static int __maybe_unused lcdif_suspend(struct device *dev)
  268. {
  269. struct drm_device *drm = dev_get_drvdata(dev);
  270. int ret;
  271. ret = drm_mode_config_helper_suspend(drm);
  272. if (ret)
  273. return ret;
  274. if (pm_runtime_suspended(dev))
  275. return 0;
  276. return lcdif_rpm_suspend(dev);
  277. }
  278. static int __maybe_unused lcdif_resume(struct device *dev)
  279. {
  280. struct drm_device *drm = dev_get_drvdata(dev);
  281. if (!pm_runtime_suspended(dev))
  282. lcdif_rpm_resume(dev);
  283. return drm_mode_config_helper_resume(drm);
  284. }
  285. static const struct dev_pm_ops lcdif_pm_ops = {
  286. SET_SYSTEM_SLEEP_PM_OPS(lcdif_suspend, lcdif_resume)
  287. SET_RUNTIME_PM_OPS(lcdif_rpm_suspend, lcdif_rpm_resume, NULL)
  288. };
  289. static struct platform_driver lcdif_platform_driver = {
  290. .probe = lcdif_probe,
  291. .remove_new = lcdif_remove,
  292. .shutdown = lcdif_shutdown,
  293. .driver = {
  294. .name = "imx-lcdif",
  295. .of_match_table = lcdif_dt_ids,
  296. .pm = &lcdif_pm_ops,
  297. },
  298. };
  299. drm_module_platform_driver(lcdif_platform_driver);
  300. MODULE_AUTHOR("Marek Vasut <marex@denx.de>");
  301. MODULE_DESCRIPTION("Freescale LCDIF DRM/KMS driver");
  302. MODULE_LICENSE("GPL");