vmwgfx_msg_arm64.h 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. /*
  3. * Copyright 2021 VMware, Inc., Palo Alto, CA., USA
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the
  7. * "Software"), to deal in the Software without restriction, including
  8. * without limitation the rights to use, copy, modify, merge, publish,
  9. * distribute, sub license, and/or sell copies of the Software, and to
  10. * permit persons to whom the Software is furnished to do so, subject to
  11. * the following conditions:
  12. *
  13. * The above copyright notice and this permission notice (including the
  14. * next paragraph) shall be included in all copies or substantial portions
  15. * of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19. * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
  20. * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
  21. * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
  22. * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
  23. * USE OR OTHER DEALINGS IN THE SOFTWARE.
  24. *
  25. */
  26. #ifndef _VMWGFX_MSG_ARM64_H
  27. #define _VMWGFX_MSG_ARM64_H
  28. #if defined(__aarch64__)
  29. #define VMWARE_HYPERVISOR_PORT 0x5658
  30. #define VMWARE_HYPERVISOR_PORT_HB 0x5659
  31. #define VMWARE_HYPERVISOR_HB BIT(0)
  32. #define VMWARE_HYPERVISOR_OUT BIT(1)
  33. #define VMWARE_HYPERVISOR_MAGIC 0x564D5868
  34. #define X86_IO_MAGIC 0x86
  35. #define X86_IO_W7_SIZE_SHIFT 0
  36. #define X86_IO_W7_SIZE_MASK (0x3 << X86_IO_W7_SIZE_SHIFT)
  37. #define X86_IO_W7_DIR (1 << 2)
  38. #define X86_IO_W7_WITH (1 << 3)
  39. #define X86_IO_W7_STR (1 << 4)
  40. #define X86_IO_W7_DF (1 << 5)
  41. #define X86_IO_W7_IMM_SHIFT 5
  42. #define X86_IO_W7_IMM_MASK (0xff << X86_IO_W7_IMM_SHIFT)
  43. static inline
  44. unsigned long vmware_hypercall1(unsigned long cmd, unsigned long in1)
  45. {
  46. register u64 x0 asm("x0") = VMWARE_HYPERVISOR_MAGIC;
  47. register u64 x1 asm("x1") = in1;
  48. register u64 x2 asm("x2") = cmd;
  49. register u64 x3 asm("x3") = VMWARE_HYPERVISOR_PORT;
  50. register u64 x7 asm("x7") = ((u64)X86_IO_MAGIC << 32) |
  51. X86_IO_W7_WITH |
  52. X86_IO_W7_DIR |
  53. (2 << X86_IO_W7_SIZE_SHIFT);
  54. asm_inline volatile (
  55. "mrs xzr, mdccsr_el0; "
  56. : "+r" (x0)
  57. : "r" (x1), "r" (x2), "r" (x3), "r" (x7)
  58. : "memory");
  59. return x0;
  60. }
  61. static inline
  62. unsigned long vmware_hypercall5(unsigned long cmd, unsigned long in1,
  63. unsigned long in3, unsigned long in4,
  64. unsigned long in5, u32 *out2)
  65. {
  66. register u64 x0 asm("x0") = VMWARE_HYPERVISOR_MAGIC;
  67. register u64 x1 asm("x1") = in1;
  68. register u64 x2 asm("x2") = cmd;
  69. register u64 x3 asm("x3") = in3 | VMWARE_HYPERVISOR_PORT;
  70. register u64 x4 asm("x4") = in4;
  71. register u64 x5 asm("x5") = in5;
  72. register u64 x7 asm("x7") = ((u64)X86_IO_MAGIC << 32) |
  73. X86_IO_W7_WITH |
  74. X86_IO_W7_DIR |
  75. (2 << X86_IO_W7_SIZE_SHIFT);
  76. asm_inline volatile (
  77. "mrs xzr, mdccsr_el0; "
  78. : "+r" (x0), "+r" (x2)
  79. : "r" (x1), "r" (x3), "r" (x4), "r" (x5), "r" (x7)
  80. : "memory");
  81. *out2 = x2;
  82. return x0;
  83. }
  84. static inline
  85. unsigned long vmware_hypercall6(unsigned long cmd, unsigned long in1,
  86. unsigned long in3, u32 *out2,
  87. u32 *out3, u32 *out4, u32 *out5)
  88. {
  89. register u64 x0 asm("x0") = VMWARE_HYPERVISOR_MAGIC;
  90. register u64 x1 asm("x1") = in1;
  91. register u64 x2 asm("x2") = cmd;
  92. register u64 x3 asm("x3") = in3 | VMWARE_HYPERVISOR_PORT;
  93. register u64 x4 asm("x4");
  94. register u64 x5 asm("x5");
  95. register u64 x7 asm("x7") = ((u64)X86_IO_MAGIC << 32) |
  96. X86_IO_W7_WITH |
  97. X86_IO_W7_DIR |
  98. (2 << X86_IO_W7_SIZE_SHIFT);
  99. asm_inline volatile (
  100. "mrs xzr, mdccsr_el0; "
  101. : "+r" (x0), "+r" (x2), "+r" (x3), "=r" (x4), "=r" (x5)
  102. : "r" (x1), "r" (x7)
  103. : "memory");
  104. *out2 = x2;
  105. *out3 = x3;
  106. *out4 = x4;
  107. *out5 = x5;
  108. return x0;
  109. }
  110. static inline
  111. unsigned long vmware_hypercall7(unsigned long cmd, unsigned long in1,
  112. unsigned long in3, unsigned long in4,
  113. unsigned long in5, u32 *out1,
  114. u32 *out2, u32 *out3)
  115. {
  116. register u64 x0 asm("x0") = VMWARE_HYPERVISOR_MAGIC;
  117. register u64 x1 asm("x1") = in1;
  118. register u64 x2 asm("x2") = cmd;
  119. register u64 x3 asm("x3") = in3 | VMWARE_HYPERVISOR_PORT;
  120. register u64 x4 asm("x4") = in4;
  121. register u64 x5 asm("x5") = in5;
  122. register u64 x7 asm("x7") = ((u64)X86_IO_MAGIC << 32) |
  123. X86_IO_W7_WITH |
  124. X86_IO_W7_DIR |
  125. (2 << X86_IO_W7_SIZE_SHIFT);
  126. asm_inline volatile (
  127. "mrs xzr, mdccsr_el0; "
  128. : "+r" (x0), "+r" (x1), "+r" (x2), "+r" (x3)
  129. : "r" (x4), "r" (x5), "r" (x7)
  130. : "memory");
  131. *out1 = x1;
  132. *out2 = x2;
  133. *out3 = x3;
  134. return x0;
  135. }
  136. static inline
  137. unsigned long vmware_hypercall_hb(unsigned long cmd, unsigned long in2,
  138. unsigned long in3, unsigned long in4,
  139. unsigned long in5, unsigned long in6,
  140. u32 *out1, int dir)
  141. {
  142. register u64 x0 asm("x0") = VMWARE_HYPERVISOR_MAGIC;
  143. register u64 x1 asm("x1") = cmd;
  144. register u64 x2 asm("x2") = in2;
  145. register u64 x3 asm("x3") = in3 | VMWARE_HYPERVISOR_PORT_HB;
  146. register u64 x4 asm("x4") = in4;
  147. register u64 x5 asm("x5") = in5;
  148. register u64 x6 asm("x6") = in6;
  149. register u64 x7 asm("x7") = ((u64)X86_IO_MAGIC << 32) |
  150. X86_IO_W7_STR |
  151. X86_IO_W7_WITH |
  152. dir;
  153. asm_inline volatile (
  154. "mrs xzr, mdccsr_el0; "
  155. : "+r" (x0), "+r" (x1)
  156. : "r" (x2), "r" (x3), "r" (x4), "r" (x5),
  157. "r" (x6), "r" (x7)
  158. : "memory");
  159. *out1 = x1;
  160. return x0;
  161. }
  162. static inline
  163. unsigned long vmware_hypercall_hb_out(unsigned long cmd, unsigned long in2,
  164. unsigned long in3, unsigned long in4,
  165. unsigned long in5, unsigned long in6,
  166. u32 *out1)
  167. {
  168. return vmware_hypercall_hb(cmd, in2, in3, in4, in5, in6, out1, 0);
  169. }
  170. static inline
  171. unsigned long vmware_hypercall_hb_in(unsigned long cmd, unsigned long in2,
  172. unsigned long in3, unsigned long in4,
  173. unsigned long in5, unsigned long in6,
  174. u32 *out1)
  175. {
  176. return vmware_hypercall_hb(cmd, in2, in3, in4, in5, in6, out1,
  177. X86_IO_W7_DIR);
  178. }
  179. #endif
  180. #endif /* _VMWGFX_MSG_ARM64_H */