vmwgfx_surface.c 68 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. /**************************************************************************
  3. *
  4. * Copyright (c) 2009-2024 Broadcom. All Rights Reserved. The term
  5. * “Broadcom” refers to Broadcom Inc. and/or its subsidiaries.
  6. *
  7. * Permission is hereby granted, free of charge, to any person obtaining a
  8. * copy of this software and associated documentation files (the
  9. * "Software"), to deal in the Software without restriction, including
  10. * without limitation the rights to use, copy, modify, merge, publish,
  11. * distribute, sub license, and/or sell copies of the Software, and to
  12. * permit persons to whom the Software is furnished to do so, subject to
  13. * the following conditions:
  14. *
  15. * The above copyright notice and this permission notice (including the
  16. * next paragraph) shall be included in all copies or substantial portions
  17. * of the Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
  22. * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
  23. * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
  24. * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
  25. * USE OR OTHER DEALINGS IN THE SOFTWARE.
  26. *
  27. **************************************************************************/
  28. #include "vmwgfx_bo.h"
  29. #include "vmwgfx_drv.h"
  30. #include "vmwgfx_resource_priv.h"
  31. #include "vmwgfx_so.h"
  32. #include "vmwgfx_binding.h"
  33. #include "vmw_surface_cache.h"
  34. #include "device_include/svga3d_surfacedefs.h"
  35. #include <drm/ttm/ttm_placement.h>
  36. #define SVGA3D_FLAGS_64(upper32, lower32) (((uint64_t)upper32 << 32) | lower32)
  37. /**
  38. * struct vmw_user_surface - User-space visible surface resource
  39. *
  40. * @prime: The TTM prime object.
  41. * @srf: The surface metadata.
  42. * @master: Master of the creating client. Used for security check.
  43. */
  44. struct vmw_user_surface {
  45. struct ttm_prime_object prime;
  46. struct vmw_surface srf;
  47. struct drm_master *master;
  48. };
  49. /**
  50. * struct vmw_surface_offset - Backing store mip level offset info
  51. *
  52. * @face: Surface face.
  53. * @mip: Mip level.
  54. * @bo_offset: Offset into backing store of this mip level.
  55. *
  56. */
  57. struct vmw_surface_offset {
  58. uint32_t face;
  59. uint32_t mip;
  60. uint32_t bo_offset;
  61. };
  62. /**
  63. * struct vmw_surface_dirty - Surface dirty-tracker
  64. * @cache: Cached layout information of the surface.
  65. * @num_subres: Number of subresources.
  66. * @boxes: Array of SVGA3dBoxes indicating dirty regions. One per subresource.
  67. */
  68. struct vmw_surface_dirty {
  69. struct vmw_surface_cache cache;
  70. u32 num_subres;
  71. SVGA3dBox boxes[] __counted_by(num_subres);
  72. };
  73. static void vmw_user_surface_free(struct vmw_resource *res);
  74. static struct vmw_resource *
  75. vmw_user_surface_base_to_res(struct ttm_base_object *base);
  76. static int vmw_legacy_srf_bind(struct vmw_resource *res,
  77. struct ttm_validate_buffer *val_buf);
  78. static int vmw_legacy_srf_unbind(struct vmw_resource *res,
  79. bool readback,
  80. struct ttm_validate_buffer *val_buf);
  81. static int vmw_legacy_srf_create(struct vmw_resource *res);
  82. static int vmw_legacy_srf_destroy(struct vmw_resource *res);
  83. static int vmw_gb_surface_create(struct vmw_resource *res);
  84. static int vmw_gb_surface_bind(struct vmw_resource *res,
  85. struct ttm_validate_buffer *val_buf);
  86. static int vmw_gb_surface_unbind(struct vmw_resource *res,
  87. bool readback,
  88. struct ttm_validate_buffer *val_buf);
  89. static int vmw_gb_surface_destroy(struct vmw_resource *res);
  90. static int
  91. vmw_gb_surface_define_internal(struct drm_device *dev,
  92. struct drm_vmw_gb_surface_create_ext_req *req,
  93. struct drm_vmw_gb_surface_create_rep *rep,
  94. struct drm_file *file_priv);
  95. static int
  96. vmw_gb_surface_reference_internal(struct drm_device *dev,
  97. struct drm_vmw_surface_arg *req,
  98. struct drm_vmw_gb_surface_ref_ext_rep *rep,
  99. struct drm_file *file_priv);
  100. static void vmw_surface_dirty_free(struct vmw_resource *res);
  101. static int vmw_surface_dirty_alloc(struct vmw_resource *res);
  102. static int vmw_surface_dirty_sync(struct vmw_resource *res);
  103. static void vmw_surface_dirty_range_add(struct vmw_resource *res, size_t start,
  104. size_t end);
  105. static int vmw_surface_clean(struct vmw_resource *res);
  106. static const struct vmw_user_resource_conv user_surface_conv = {
  107. .object_type = VMW_RES_SURFACE,
  108. .base_obj_to_res = vmw_user_surface_base_to_res,
  109. .res_free = vmw_user_surface_free
  110. };
  111. const struct vmw_user_resource_conv *user_surface_converter =
  112. &user_surface_conv;
  113. static const struct vmw_res_func vmw_legacy_surface_func = {
  114. .res_type = vmw_res_surface,
  115. .needs_guest_memory = false,
  116. .may_evict = true,
  117. .prio = 1,
  118. .dirty_prio = 1,
  119. .type_name = "legacy surfaces",
  120. .domain = VMW_BO_DOMAIN_GMR,
  121. .busy_domain = VMW_BO_DOMAIN_GMR | VMW_BO_DOMAIN_VRAM,
  122. .create = &vmw_legacy_srf_create,
  123. .destroy = &vmw_legacy_srf_destroy,
  124. .bind = &vmw_legacy_srf_bind,
  125. .unbind = &vmw_legacy_srf_unbind
  126. };
  127. static const struct vmw_res_func vmw_gb_surface_func = {
  128. .res_type = vmw_res_surface,
  129. .needs_guest_memory = true,
  130. .may_evict = true,
  131. .prio = 1,
  132. .dirty_prio = 2,
  133. .type_name = "guest backed surfaces",
  134. .domain = VMW_BO_DOMAIN_MOB,
  135. .busy_domain = VMW_BO_DOMAIN_MOB,
  136. .create = vmw_gb_surface_create,
  137. .destroy = vmw_gb_surface_destroy,
  138. .bind = vmw_gb_surface_bind,
  139. .unbind = vmw_gb_surface_unbind,
  140. .dirty_alloc = vmw_surface_dirty_alloc,
  141. .dirty_free = vmw_surface_dirty_free,
  142. .dirty_sync = vmw_surface_dirty_sync,
  143. .dirty_range_add = vmw_surface_dirty_range_add,
  144. .clean = vmw_surface_clean,
  145. };
  146. /*
  147. * struct vmw_surface_dma - SVGA3D DMA command
  148. */
  149. struct vmw_surface_dma {
  150. SVGA3dCmdHeader header;
  151. SVGA3dCmdSurfaceDMA body;
  152. SVGA3dCopyBox cb;
  153. SVGA3dCmdSurfaceDMASuffix suffix;
  154. };
  155. /*
  156. * struct vmw_surface_define - SVGA3D Surface Define command
  157. */
  158. struct vmw_surface_define {
  159. SVGA3dCmdHeader header;
  160. SVGA3dCmdDefineSurface body;
  161. };
  162. /*
  163. * struct vmw_surface_destroy - SVGA3D Surface Destroy command
  164. */
  165. struct vmw_surface_destroy {
  166. SVGA3dCmdHeader header;
  167. SVGA3dCmdDestroySurface body;
  168. };
  169. /**
  170. * vmw_surface_dma_size - Compute fifo size for a dma command.
  171. *
  172. * @srf: Pointer to a struct vmw_surface
  173. *
  174. * Computes the required size for a surface dma command for backup or
  175. * restoration of the surface represented by @srf.
  176. */
  177. static inline uint32_t vmw_surface_dma_size(const struct vmw_surface *srf)
  178. {
  179. return srf->metadata.num_sizes * sizeof(struct vmw_surface_dma);
  180. }
  181. /**
  182. * vmw_surface_define_size - Compute fifo size for a surface define command.
  183. *
  184. * @srf: Pointer to a struct vmw_surface
  185. *
  186. * Computes the required size for a surface define command for the definition
  187. * of the surface represented by @srf.
  188. */
  189. static inline uint32_t vmw_surface_define_size(const struct vmw_surface *srf)
  190. {
  191. return sizeof(struct vmw_surface_define) + srf->metadata.num_sizes *
  192. sizeof(SVGA3dSize);
  193. }
  194. /**
  195. * vmw_surface_destroy_size - Compute fifo size for a surface destroy command.
  196. *
  197. * Computes the required size for a surface destroy command for the destruction
  198. * of a hw surface.
  199. */
  200. static inline uint32_t vmw_surface_destroy_size(void)
  201. {
  202. return sizeof(struct vmw_surface_destroy);
  203. }
  204. /**
  205. * vmw_surface_destroy_encode - Encode a surface_destroy command.
  206. *
  207. * @id: The surface id
  208. * @cmd_space: Pointer to memory area in which the commands should be encoded.
  209. */
  210. static void vmw_surface_destroy_encode(uint32_t id,
  211. void *cmd_space)
  212. {
  213. struct vmw_surface_destroy *cmd = (struct vmw_surface_destroy *)
  214. cmd_space;
  215. cmd->header.id = SVGA_3D_CMD_SURFACE_DESTROY;
  216. cmd->header.size = sizeof(cmd->body);
  217. cmd->body.sid = id;
  218. }
  219. /**
  220. * vmw_surface_define_encode - Encode a surface_define command.
  221. *
  222. * @srf: Pointer to a struct vmw_surface object.
  223. * @cmd_space: Pointer to memory area in which the commands should be encoded.
  224. */
  225. static void vmw_surface_define_encode(const struct vmw_surface *srf,
  226. void *cmd_space)
  227. {
  228. struct vmw_surface_define *cmd = (struct vmw_surface_define *)
  229. cmd_space;
  230. struct drm_vmw_size *src_size;
  231. SVGA3dSize *cmd_size;
  232. uint32_t cmd_len;
  233. int i;
  234. cmd_len = sizeof(cmd->body) + srf->metadata.num_sizes *
  235. sizeof(SVGA3dSize);
  236. cmd->header.id = SVGA_3D_CMD_SURFACE_DEFINE;
  237. cmd->header.size = cmd_len;
  238. cmd->body.sid = srf->res.id;
  239. /*
  240. * Downcast of surfaceFlags, was upcasted when received from user-space,
  241. * since driver internally stores as 64 bit.
  242. * For legacy surface define only 32 bit flag is supported.
  243. */
  244. cmd->body.surfaceFlags = (SVGA3dSurface1Flags)srf->metadata.flags;
  245. cmd->body.format = srf->metadata.format;
  246. for (i = 0; i < DRM_VMW_MAX_SURFACE_FACES; ++i)
  247. cmd->body.face[i].numMipLevels = srf->metadata.mip_levels[i];
  248. cmd += 1;
  249. cmd_size = (SVGA3dSize *) cmd;
  250. src_size = srf->metadata.sizes;
  251. for (i = 0; i < srf->metadata.num_sizes; ++i, cmd_size++, src_size++) {
  252. cmd_size->width = src_size->width;
  253. cmd_size->height = src_size->height;
  254. cmd_size->depth = src_size->depth;
  255. }
  256. }
  257. /**
  258. * vmw_surface_dma_encode - Encode a surface_dma command.
  259. *
  260. * @srf: Pointer to a struct vmw_surface object.
  261. * @cmd_space: Pointer to memory area in which the commands should be encoded.
  262. * @ptr: Pointer to an SVGAGuestPtr indicating where the surface contents
  263. * should be placed or read from.
  264. * @to_surface: Boolean whether to DMA to the surface or from the surface.
  265. */
  266. static void vmw_surface_dma_encode(struct vmw_surface *srf,
  267. void *cmd_space,
  268. const SVGAGuestPtr *ptr,
  269. bool to_surface)
  270. {
  271. uint32_t i;
  272. struct vmw_surface_dma *cmd = (struct vmw_surface_dma *)cmd_space;
  273. const struct SVGA3dSurfaceDesc *desc =
  274. vmw_surface_get_desc(srf->metadata.format);
  275. for (i = 0; i < srf->metadata.num_sizes; ++i) {
  276. SVGA3dCmdHeader *header = &cmd->header;
  277. SVGA3dCmdSurfaceDMA *body = &cmd->body;
  278. SVGA3dCopyBox *cb = &cmd->cb;
  279. SVGA3dCmdSurfaceDMASuffix *suffix = &cmd->suffix;
  280. const struct vmw_surface_offset *cur_offset = &srf->offsets[i];
  281. const struct drm_vmw_size *cur_size = &srf->metadata.sizes[i];
  282. header->id = SVGA_3D_CMD_SURFACE_DMA;
  283. header->size = sizeof(*body) + sizeof(*cb) + sizeof(*suffix);
  284. body->guest.ptr = *ptr;
  285. body->guest.ptr.offset += cur_offset->bo_offset;
  286. body->guest.pitch = vmw_surface_calculate_pitch(desc, cur_size);
  287. body->host.sid = srf->res.id;
  288. body->host.face = cur_offset->face;
  289. body->host.mipmap = cur_offset->mip;
  290. body->transfer = ((to_surface) ? SVGA3D_WRITE_HOST_VRAM :
  291. SVGA3D_READ_HOST_VRAM);
  292. cb->x = 0;
  293. cb->y = 0;
  294. cb->z = 0;
  295. cb->srcx = 0;
  296. cb->srcy = 0;
  297. cb->srcz = 0;
  298. cb->w = cur_size->width;
  299. cb->h = cur_size->height;
  300. cb->d = cur_size->depth;
  301. suffix->suffixSize = sizeof(*suffix);
  302. suffix->maximumOffset =
  303. vmw_surface_get_image_buffer_size(desc, cur_size,
  304. body->guest.pitch);
  305. suffix->flags.discard = 0;
  306. suffix->flags.unsynchronized = 0;
  307. suffix->flags.reserved = 0;
  308. ++cmd;
  309. }
  310. };
  311. /**
  312. * vmw_hw_surface_destroy - destroy a Device surface
  313. *
  314. * @res: Pointer to a struct vmw_resource embedded in a struct
  315. * vmw_surface.
  316. *
  317. * Destroys a the device surface associated with a struct vmw_surface if
  318. * any, and adjusts resource count accordingly.
  319. */
  320. static void vmw_hw_surface_destroy(struct vmw_resource *res)
  321. {
  322. struct vmw_private *dev_priv = res->dev_priv;
  323. void *cmd;
  324. if (res->func->destroy == vmw_gb_surface_destroy) {
  325. (void) vmw_gb_surface_destroy(res);
  326. return;
  327. }
  328. if (res->id != -1) {
  329. cmd = VMW_CMD_RESERVE(dev_priv, vmw_surface_destroy_size());
  330. if (unlikely(!cmd))
  331. return;
  332. vmw_surface_destroy_encode(res->id, cmd);
  333. vmw_cmd_commit(dev_priv, vmw_surface_destroy_size());
  334. /*
  335. * used_memory_size_atomic, or separate lock
  336. * to avoid taking dev_priv::cmdbuf_mutex in
  337. * the destroy path.
  338. */
  339. mutex_lock(&dev_priv->cmdbuf_mutex);
  340. dev_priv->used_memory_size -= res->guest_memory_size;
  341. mutex_unlock(&dev_priv->cmdbuf_mutex);
  342. }
  343. }
  344. /**
  345. * vmw_legacy_srf_create - Create a device surface as part of the
  346. * resource validation process.
  347. *
  348. * @res: Pointer to a struct vmw_surface.
  349. *
  350. * If the surface doesn't have a hw id.
  351. *
  352. * Returns -EBUSY if there wasn't sufficient device resources to
  353. * complete the validation. Retry after freeing up resources.
  354. *
  355. * May return other errors if the kernel is out of guest resources.
  356. */
  357. static int vmw_legacy_srf_create(struct vmw_resource *res)
  358. {
  359. struct vmw_private *dev_priv = res->dev_priv;
  360. struct vmw_surface *srf;
  361. uint32_t submit_size;
  362. uint8_t *cmd;
  363. int ret;
  364. if (likely(res->id != -1))
  365. return 0;
  366. srf = vmw_res_to_srf(res);
  367. if (unlikely(dev_priv->used_memory_size + res->guest_memory_size >=
  368. dev_priv->memory_size))
  369. return -EBUSY;
  370. /*
  371. * Alloc id for the resource.
  372. */
  373. ret = vmw_resource_alloc_id(res);
  374. if (unlikely(ret != 0)) {
  375. DRM_ERROR("Failed to allocate a surface id.\n");
  376. goto out_no_id;
  377. }
  378. if (unlikely(res->id >= SVGA3D_HB_MAX_SURFACE_IDS)) {
  379. ret = -EBUSY;
  380. goto out_no_fifo;
  381. }
  382. /*
  383. * Encode surface define- commands.
  384. */
  385. submit_size = vmw_surface_define_size(srf);
  386. cmd = VMW_CMD_RESERVE(dev_priv, submit_size);
  387. if (unlikely(!cmd)) {
  388. ret = -ENOMEM;
  389. goto out_no_fifo;
  390. }
  391. vmw_surface_define_encode(srf, cmd);
  392. vmw_cmd_commit(dev_priv, submit_size);
  393. vmw_fifo_resource_inc(dev_priv);
  394. /*
  395. * Surface memory usage accounting.
  396. */
  397. dev_priv->used_memory_size += res->guest_memory_size;
  398. return 0;
  399. out_no_fifo:
  400. vmw_resource_release_id(res);
  401. out_no_id:
  402. return ret;
  403. }
  404. /**
  405. * vmw_legacy_srf_dma - Copy backup data to or from a legacy surface.
  406. *
  407. * @res: Pointer to a struct vmw_res embedded in a struct
  408. * vmw_surface.
  409. * @val_buf: Pointer to a struct ttm_validate_buffer containing
  410. * information about the backup buffer.
  411. * @bind: Boolean wether to DMA to the surface.
  412. *
  413. * Transfer backup data to or from a legacy surface as part of the
  414. * validation process.
  415. * May return other errors if the kernel is out of guest resources.
  416. * The backup buffer will be fenced or idle upon successful completion,
  417. * and if the surface needs persistent backup storage, the backup buffer
  418. * will also be returned reserved iff @bind is true.
  419. */
  420. static int vmw_legacy_srf_dma(struct vmw_resource *res,
  421. struct ttm_validate_buffer *val_buf,
  422. bool bind)
  423. {
  424. SVGAGuestPtr ptr;
  425. struct vmw_fence_obj *fence;
  426. uint32_t submit_size;
  427. struct vmw_surface *srf = vmw_res_to_srf(res);
  428. uint8_t *cmd;
  429. struct vmw_private *dev_priv = res->dev_priv;
  430. BUG_ON(!val_buf->bo);
  431. submit_size = vmw_surface_dma_size(srf);
  432. cmd = VMW_CMD_RESERVE(dev_priv, submit_size);
  433. if (unlikely(!cmd))
  434. return -ENOMEM;
  435. vmw_bo_get_guest_ptr(val_buf->bo, &ptr);
  436. vmw_surface_dma_encode(srf, cmd, &ptr, bind);
  437. vmw_cmd_commit(dev_priv, submit_size);
  438. /*
  439. * Create a fence object and fence the backup buffer.
  440. */
  441. (void) vmw_execbuf_fence_commands(NULL, dev_priv,
  442. &fence, NULL);
  443. vmw_bo_fence_single(val_buf->bo, fence);
  444. if (likely(fence != NULL))
  445. vmw_fence_obj_unreference(&fence);
  446. return 0;
  447. }
  448. /**
  449. * vmw_legacy_srf_bind - Perform a legacy surface bind as part of the
  450. * surface validation process.
  451. *
  452. * @res: Pointer to a struct vmw_res embedded in a struct
  453. * vmw_surface.
  454. * @val_buf: Pointer to a struct ttm_validate_buffer containing
  455. * information about the backup buffer.
  456. *
  457. * This function will copy backup data to the surface if the
  458. * backup buffer is dirty.
  459. */
  460. static int vmw_legacy_srf_bind(struct vmw_resource *res,
  461. struct ttm_validate_buffer *val_buf)
  462. {
  463. if (!res->guest_memory_dirty)
  464. return 0;
  465. return vmw_legacy_srf_dma(res, val_buf, true);
  466. }
  467. /**
  468. * vmw_legacy_srf_unbind - Perform a legacy surface unbind as part of the
  469. * surface eviction process.
  470. *
  471. * @res: Pointer to a struct vmw_res embedded in a struct
  472. * vmw_surface.
  473. * @readback: Readback - only true if dirty
  474. * @val_buf: Pointer to a struct ttm_validate_buffer containing
  475. * information about the backup buffer.
  476. *
  477. * This function will copy backup data from the surface.
  478. */
  479. static int vmw_legacy_srf_unbind(struct vmw_resource *res,
  480. bool readback,
  481. struct ttm_validate_buffer *val_buf)
  482. {
  483. if (unlikely(readback))
  484. return vmw_legacy_srf_dma(res, val_buf, false);
  485. return 0;
  486. }
  487. /**
  488. * vmw_legacy_srf_destroy - Destroy a device surface as part of a
  489. * resource eviction process.
  490. *
  491. * @res: Pointer to a struct vmw_res embedded in a struct
  492. * vmw_surface.
  493. */
  494. static int vmw_legacy_srf_destroy(struct vmw_resource *res)
  495. {
  496. struct vmw_private *dev_priv = res->dev_priv;
  497. uint32_t submit_size;
  498. uint8_t *cmd;
  499. BUG_ON(res->id == -1);
  500. /*
  501. * Encode the dma- and surface destroy commands.
  502. */
  503. submit_size = vmw_surface_destroy_size();
  504. cmd = VMW_CMD_RESERVE(dev_priv, submit_size);
  505. if (unlikely(!cmd))
  506. return -ENOMEM;
  507. vmw_surface_destroy_encode(res->id, cmd);
  508. vmw_cmd_commit(dev_priv, submit_size);
  509. /*
  510. * Surface memory usage accounting.
  511. */
  512. dev_priv->used_memory_size -= res->guest_memory_size;
  513. /*
  514. * Release the surface ID.
  515. */
  516. vmw_resource_release_id(res);
  517. vmw_fifo_resource_dec(dev_priv);
  518. return 0;
  519. }
  520. /**
  521. * vmw_surface_init - initialize a struct vmw_surface
  522. *
  523. * @dev_priv: Pointer to a device private struct.
  524. * @srf: Pointer to the struct vmw_surface to initialize.
  525. * @res_free: Pointer to a resource destructor used to free
  526. * the object.
  527. */
  528. static int vmw_surface_init(struct vmw_private *dev_priv,
  529. struct vmw_surface *srf,
  530. void (*res_free) (struct vmw_resource *res))
  531. {
  532. int ret;
  533. struct vmw_resource *res = &srf->res;
  534. BUG_ON(!res_free);
  535. ret = vmw_resource_init(dev_priv, res, true, res_free,
  536. (dev_priv->has_mob) ? &vmw_gb_surface_func :
  537. &vmw_legacy_surface_func);
  538. if (unlikely(ret != 0)) {
  539. res_free(res);
  540. return ret;
  541. }
  542. /*
  543. * The surface won't be visible to hardware until a
  544. * surface validate.
  545. */
  546. INIT_LIST_HEAD(&srf->view_list);
  547. res->hw_destroy = vmw_hw_surface_destroy;
  548. return ret;
  549. }
  550. /**
  551. * vmw_user_surface_base_to_res - TTM base object to resource converter for
  552. * user visible surfaces
  553. *
  554. * @base: Pointer to a TTM base object
  555. *
  556. * Returns the struct vmw_resource embedded in a struct vmw_surface
  557. * for the user-visible object identified by the TTM base object @base.
  558. */
  559. static struct vmw_resource *
  560. vmw_user_surface_base_to_res(struct ttm_base_object *base)
  561. {
  562. return &(container_of(base, struct vmw_user_surface,
  563. prime.base)->srf.res);
  564. }
  565. /**
  566. * vmw_user_surface_free - User visible surface resource destructor
  567. *
  568. * @res: A struct vmw_resource embedded in a struct vmw_surface.
  569. */
  570. static void vmw_user_surface_free(struct vmw_resource *res)
  571. {
  572. struct vmw_surface *srf = vmw_res_to_srf(res);
  573. struct vmw_user_surface *user_srf =
  574. container_of(srf, struct vmw_user_surface, srf);
  575. WARN_ON(res->dirty);
  576. if (user_srf->master)
  577. drm_master_put(&user_srf->master);
  578. kfree(srf->offsets);
  579. kfree(srf->metadata.sizes);
  580. kfree(srf->snooper.image);
  581. ttm_prime_object_kfree(user_srf, prime);
  582. }
  583. /**
  584. * vmw_user_surface_base_release - User visible surface TTM base object destructor
  585. *
  586. * @p_base: Pointer to a pointer to a TTM base object
  587. * embedded in a struct vmw_user_surface.
  588. *
  589. * Drops the base object's reference on its resource, and the
  590. * pointer pointed to by *p_base is set to NULL.
  591. */
  592. static void vmw_user_surface_base_release(struct ttm_base_object **p_base)
  593. {
  594. struct ttm_base_object *base = *p_base;
  595. struct vmw_user_surface *user_srf =
  596. container_of(base, struct vmw_user_surface, prime.base);
  597. struct vmw_resource *res = &user_srf->srf.res;
  598. *p_base = NULL;
  599. /*
  600. * Dumb buffers own the resource and they'll unref the
  601. * resource themselves
  602. */
  603. WARN_ON(res && res->guest_memory_bo && res->guest_memory_bo->is_dumb);
  604. vmw_resource_unreference(&res);
  605. }
  606. /**
  607. * vmw_surface_destroy_ioctl - Ioctl function implementing
  608. * the user surface destroy functionality.
  609. *
  610. * @dev: Pointer to a struct drm_device.
  611. * @data: Pointer to data copied from / to user-space.
  612. * @file_priv: Pointer to a drm file private structure.
  613. */
  614. int vmw_surface_destroy_ioctl(struct drm_device *dev, void *data,
  615. struct drm_file *file_priv)
  616. {
  617. struct drm_vmw_surface_arg *arg = (struct drm_vmw_surface_arg *)data;
  618. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  619. return ttm_ref_object_base_unref(tfile, arg->sid);
  620. }
  621. /**
  622. * vmw_surface_define_ioctl - Ioctl function implementing
  623. * the user surface define functionality.
  624. *
  625. * @dev: Pointer to a struct drm_device.
  626. * @data: Pointer to data copied from / to user-space.
  627. * @file_priv: Pointer to a drm file private structure.
  628. */
  629. int vmw_surface_define_ioctl(struct drm_device *dev, void *data,
  630. struct drm_file *file_priv)
  631. {
  632. struct vmw_private *dev_priv = vmw_priv(dev);
  633. struct vmw_user_surface *user_srf;
  634. struct vmw_surface *srf;
  635. struct vmw_surface_metadata *metadata;
  636. struct vmw_resource *res;
  637. struct vmw_resource *tmp;
  638. union drm_vmw_surface_create_arg *arg =
  639. (union drm_vmw_surface_create_arg *)data;
  640. struct drm_vmw_surface_create_req *req = &arg->req;
  641. struct drm_vmw_surface_arg *rep = &arg->rep;
  642. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  643. int ret;
  644. int i, j;
  645. uint32_t cur_bo_offset;
  646. struct drm_vmw_size *cur_size;
  647. struct vmw_surface_offset *cur_offset;
  648. uint32_t num_sizes;
  649. const SVGA3dSurfaceDesc *desc;
  650. num_sizes = 0;
  651. for (i = 0; i < DRM_VMW_MAX_SURFACE_FACES; ++i) {
  652. if (req->mip_levels[i] > DRM_VMW_MAX_MIP_LEVELS)
  653. return -EINVAL;
  654. num_sizes += req->mip_levels[i];
  655. }
  656. if (num_sizes > DRM_VMW_MAX_SURFACE_FACES * DRM_VMW_MAX_MIP_LEVELS ||
  657. num_sizes == 0)
  658. return -EINVAL;
  659. desc = vmw_surface_get_desc(req->format);
  660. if (unlikely(desc->blockDesc == SVGA3DBLOCKDESC_NONE)) {
  661. VMW_DEBUG_USER("Invalid format %d for surface creation.\n",
  662. req->format);
  663. return -EINVAL;
  664. }
  665. user_srf = kzalloc(sizeof(*user_srf), GFP_KERNEL);
  666. if (unlikely(!user_srf)) {
  667. ret = -ENOMEM;
  668. goto out_unlock;
  669. }
  670. srf = &user_srf->srf;
  671. metadata = &srf->metadata;
  672. res = &srf->res;
  673. /* Driver internally stores as 64-bit flags */
  674. metadata->flags = (SVGA3dSurfaceAllFlags)req->flags;
  675. metadata->format = req->format;
  676. metadata->scanout = req->scanout;
  677. memcpy(metadata->mip_levels, req->mip_levels,
  678. sizeof(metadata->mip_levels));
  679. metadata->num_sizes = num_sizes;
  680. metadata->sizes =
  681. memdup_array_user((struct drm_vmw_size __user *)(unsigned long)
  682. req->size_addr,
  683. metadata->num_sizes, sizeof(*metadata->sizes));
  684. if (IS_ERR(metadata->sizes)) {
  685. ret = PTR_ERR(metadata->sizes);
  686. goto out_no_sizes;
  687. }
  688. srf->offsets = kmalloc_array(metadata->num_sizes, sizeof(*srf->offsets),
  689. GFP_KERNEL);
  690. if (unlikely(!srf->offsets)) {
  691. ret = -ENOMEM;
  692. goto out_no_offsets;
  693. }
  694. metadata->base_size = *srf->metadata.sizes;
  695. metadata->autogen_filter = SVGA3D_TEX_FILTER_NONE;
  696. metadata->multisample_count = 0;
  697. metadata->multisample_pattern = SVGA3D_MS_PATTERN_NONE;
  698. metadata->quality_level = SVGA3D_MS_QUALITY_NONE;
  699. cur_bo_offset = 0;
  700. cur_offset = srf->offsets;
  701. cur_size = metadata->sizes;
  702. for (i = 0; i < DRM_VMW_MAX_SURFACE_FACES; ++i) {
  703. for (j = 0; j < metadata->mip_levels[i]; ++j) {
  704. uint32_t stride = vmw_surface_calculate_pitch(
  705. desc, cur_size);
  706. cur_offset->face = i;
  707. cur_offset->mip = j;
  708. cur_offset->bo_offset = cur_bo_offset;
  709. cur_bo_offset += vmw_surface_get_image_buffer_size
  710. (desc, cur_size, stride);
  711. ++cur_offset;
  712. ++cur_size;
  713. }
  714. }
  715. res->guest_memory_size = cur_bo_offset;
  716. if (!file_priv->atomic &&
  717. metadata->scanout &&
  718. metadata->num_sizes == 1 &&
  719. metadata->sizes[0].width == VMW_CURSOR_SNOOP_WIDTH &&
  720. metadata->sizes[0].height == VMW_CURSOR_SNOOP_HEIGHT &&
  721. metadata->format == VMW_CURSOR_SNOOP_FORMAT) {
  722. const struct SVGA3dSurfaceDesc *desc =
  723. vmw_surface_get_desc(VMW_CURSOR_SNOOP_FORMAT);
  724. const u32 cursor_size_bytes = VMW_CURSOR_SNOOP_WIDTH *
  725. VMW_CURSOR_SNOOP_HEIGHT *
  726. desc->pitchBytesPerBlock;
  727. srf->snooper.image = kzalloc(cursor_size_bytes, GFP_KERNEL);
  728. if (!srf->snooper.image) {
  729. DRM_ERROR("Failed to allocate cursor_image\n");
  730. ret = -ENOMEM;
  731. goto out_no_copy;
  732. }
  733. } else {
  734. srf->snooper.image = NULL;
  735. }
  736. if (drm_is_primary_client(file_priv))
  737. user_srf->master = drm_file_get_master(file_priv);
  738. /**
  739. * From this point, the generic resource management functions
  740. * destroy the object on failure.
  741. */
  742. ret = vmw_surface_init(dev_priv, srf, vmw_user_surface_free);
  743. if (unlikely(ret != 0))
  744. goto out_unlock;
  745. /*
  746. * A gb-aware client referencing a surface will expect a backup
  747. * buffer to be present.
  748. */
  749. if (dev_priv->has_mob) {
  750. struct vmw_bo_params params = {
  751. .domain = VMW_BO_DOMAIN_SYS,
  752. .busy_domain = VMW_BO_DOMAIN_SYS,
  753. .bo_type = ttm_bo_type_device,
  754. .size = res->guest_memory_size,
  755. .pin = false
  756. };
  757. ret = vmw_gem_object_create(dev_priv,
  758. &params,
  759. &res->guest_memory_bo);
  760. if (unlikely(ret != 0)) {
  761. vmw_resource_unreference(&res);
  762. goto out_unlock;
  763. }
  764. ret = vmw_bo_add_detached_resource(res->guest_memory_bo, res);
  765. if (unlikely(ret != 0)) {
  766. vmw_resource_unreference(&res);
  767. goto out_unlock;
  768. }
  769. }
  770. tmp = vmw_resource_reference(&srf->res);
  771. ret = ttm_prime_object_init(tfile, res->guest_memory_size,
  772. &user_srf->prime,
  773. VMW_RES_SURFACE,
  774. &vmw_user_surface_base_release);
  775. if (unlikely(ret != 0)) {
  776. vmw_resource_unreference(&tmp);
  777. vmw_resource_unreference(&res);
  778. goto out_unlock;
  779. }
  780. rep->sid = user_srf->prime.base.handle;
  781. vmw_resource_unreference(&res);
  782. return 0;
  783. out_no_copy:
  784. kfree(srf->offsets);
  785. out_no_offsets:
  786. kfree(metadata->sizes);
  787. out_no_sizes:
  788. ttm_prime_object_kfree(user_srf, prime);
  789. out_unlock:
  790. return ret;
  791. }
  792. static struct vmw_user_surface *
  793. vmw_lookup_user_surface_for_buffer(struct vmw_private *vmw, struct vmw_bo *bo,
  794. u32 handle)
  795. {
  796. struct vmw_user_surface *user_srf = NULL;
  797. struct vmw_surface *surf;
  798. struct ttm_base_object *base;
  799. surf = vmw_bo_surface(bo);
  800. if (surf) {
  801. rcu_read_lock();
  802. user_srf = container_of(surf, struct vmw_user_surface, srf);
  803. base = &user_srf->prime.base;
  804. if (base && !kref_get_unless_zero(&base->refcount)) {
  805. drm_dbg_driver(&vmw->drm,
  806. "%s: referencing a stale surface handle %d\n",
  807. __func__, handle);
  808. base = NULL;
  809. user_srf = NULL;
  810. }
  811. rcu_read_unlock();
  812. }
  813. return user_srf;
  814. }
  815. struct vmw_surface *vmw_lookup_surface_for_buffer(struct vmw_private *vmw,
  816. struct vmw_bo *bo,
  817. u32 handle)
  818. {
  819. struct vmw_user_surface *user_srf =
  820. vmw_lookup_user_surface_for_buffer(vmw, bo, handle);
  821. struct vmw_surface *surf = NULL;
  822. struct ttm_base_object *base;
  823. if (user_srf) {
  824. surf = vmw_surface_reference(&user_srf->srf);
  825. base = &user_srf->prime.base;
  826. ttm_base_object_unref(&base);
  827. }
  828. return surf;
  829. }
  830. u32 vmw_lookup_surface_handle_for_buffer(struct vmw_private *vmw,
  831. struct vmw_bo *bo,
  832. u32 handle)
  833. {
  834. struct vmw_user_surface *user_srf =
  835. vmw_lookup_user_surface_for_buffer(vmw, bo, handle);
  836. int surf_handle = 0;
  837. struct ttm_base_object *base;
  838. if (user_srf) {
  839. base = &user_srf->prime.base;
  840. surf_handle = (u32)base->handle;
  841. ttm_base_object_unref(&base);
  842. }
  843. return surf_handle;
  844. }
  845. static int vmw_buffer_prime_to_surface_base(struct vmw_private *dev_priv,
  846. struct drm_file *file_priv,
  847. u32 fd, u32 *handle,
  848. struct ttm_base_object **base_p)
  849. {
  850. struct ttm_base_object *base;
  851. struct vmw_bo *bo;
  852. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  853. struct vmw_user_surface *user_srf;
  854. int ret;
  855. ret = drm_gem_prime_fd_to_handle(&dev_priv->drm, file_priv, fd, handle);
  856. if (ret) {
  857. drm_warn(&dev_priv->drm,
  858. "Wasn't able to find user buffer for fd = %u.\n", fd);
  859. return ret;
  860. }
  861. ret = vmw_user_bo_lookup(file_priv, *handle, &bo);
  862. if (ret) {
  863. drm_warn(&dev_priv->drm,
  864. "Wasn't able to lookup user buffer for handle = %u.\n", *handle);
  865. return ret;
  866. }
  867. user_srf = vmw_lookup_user_surface_for_buffer(dev_priv, bo, *handle);
  868. if (WARN_ON(!user_srf)) {
  869. drm_warn(&dev_priv->drm,
  870. "User surface fd %d (handle %d) is null.\n", fd, *handle);
  871. ret = -EINVAL;
  872. goto out;
  873. }
  874. base = &user_srf->prime.base;
  875. ret = ttm_ref_object_add(tfile, base, NULL, false);
  876. if (ret) {
  877. drm_warn(&dev_priv->drm,
  878. "Couldn't add an object ref for the buffer (%d).\n", *handle);
  879. goto out;
  880. }
  881. *base_p = base;
  882. out:
  883. vmw_user_bo_unref(&bo);
  884. return ret;
  885. }
  886. static int
  887. vmw_surface_handle_reference(struct vmw_private *dev_priv,
  888. struct drm_file *file_priv,
  889. uint32_t u_handle,
  890. enum drm_vmw_handle_type handle_type,
  891. struct ttm_base_object **base_p)
  892. {
  893. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  894. struct vmw_user_surface *user_srf = NULL;
  895. uint32_t handle;
  896. struct ttm_base_object *base;
  897. int ret;
  898. if (handle_type == DRM_VMW_HANDLE_PRIME) {
  899. ret = ttm_prime_fd_to_handle(tfile, u_handle, &handle);
  900. if (ret)
  901. return vmw_buffer_prime_to_surface_base(dev_priv,
  902. file_priv,
  903. u_handle,
  904. &handle,
  905. base_p);
  906. } else {
  907. handle = u_handle;
  908. }
  909. ret = -EINVAL;
  910. base = ttm_base_object_lookup_for_ref(dev_priv->tdev, handle);
  911. if (unlikely(!base)) {
  912. VMW_DEBUG_USER("Could not find surface to reference.\n");
  913. goto out_no_lookup;
  914. }
  915. if (unlikely(ttm_base_object_type(base) != VMW_RES_SURFACE)) {
  916. VMW_DEBUG_USER("Referenced object is not a surface.\n");
  917. goto out_bad_resource;
  918. }
  919. if (handle_type != DRM_VMW_HANDLE_PRIME) {
  920. bool require_exist = false;
  921. user_srf = container_of(base, struct vmw_user_surface,
  922. prime.base);
  923. /* Error out if we are unauthenticated primary */
  924. if (drm_is_primary_client(file_priv) &&
  925. !file_priv->authenticated) {
  926. ret = -EACCES;
  927. goto out_bad_resource;
  928. }
  929. /*
  930. * Make sure the surface creator has the same
  931. * authenticating master, or is already registered with us.
  932. */
  933. if (drm_is_primary_client(file_priv) &&
  934. user_srf->master != file_priv->master)
  935. require_exist = true;
  936. if (unlikely(drm_is_render_client(file_priv)))
  937. require_exist = true;
  938. ret = ttm_ref_object_add(tfile, base, NULL, require_exist);
  939. if (unlikely(ret != 0)) {
  940. DRM_ERROR("Could not add a reference to a surface.\n");
  941. goto out_bad_resource;
  942. }
  943. }
  944. *base_p = base;
  945. return 0;
  946. out_bad_resource:
  947. ttm_base_object_unref(&base);
  948. out_no_lookup:
  949. if (handle_type == DRM_VMW_HANDLE_PRIME)
  950. (void) ttm_ref_object_base_unref(tfile, handle);
  951. return ret;
  952. }
  953. /**
  954. * vmw_surface_reference_ioctl - Ioctl function implementing
  955. * the user surface reference functionality.
  956. *
  957. * @dev: Pointer to a struct drm_device.
  958. * @data: Pointer to data copied from / to user-space.
  959. * @file_priv: Pointer to a drm file private structure.
  960. */
  961. int vmw_surface_reference_ioctl(struct drm_device *dev, void *data,
  962. struct drm_file *file_priv)
  963. {
  964. struct vmw_private *dev_priv = vmw_priv(dev);
  965. union drm_vmw_surface_reference_arg *arg =
  966. (union drm_vmw_surface_reference_arg *)data;
  967. struct drm_vmw_surface_arg *req = &arg->req;
  968. struct drm_vmw_surface_create_req *rep = &arg->rep;
  969. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  970. struct vmw_surface *srf;
  971. struct vmw_user_surface *user_srf;
  972. struct drm_vmw_size __user *user_sizes;
  973. struct ttm_base_object *base;
  974. int ret;
  975. ret = vmw_surface_handle_reference(dev_priv, file_priv, req->sid,
  976. req->handle_type, &base);
  977. if (unlikely(ret != 0))
  978. return ret;
  979. user_srf = container_of(base, struct vmw_user_surface, prime.base);
  980. srf = &user_srf->srf;
  981. /* Downcast of flags when sending back to user space */
  982. rep->flags = (uint32_t)srf->metadata.flags;
  983. rep->format = srf->metadata.format;
  984. memcpy(rep->mip_levels, srf->metadata.mip_levels,
  985. sizeof(srf->metadata.mip_levels));
  986. user_sizes = (struct drm_vmw_size __user *)(unsigned long)
  987. rep->size_addr;
  988. if (user_sizes)
  989. ret = copy_to_user(user_sizes, &srf->metadata.base_size,
  990. sizeof(srf->metadata.base_size));
  991. if (unlikely(ret != 0)) {
  992. VMW_DEBUG_USER("copy_to_user failed %p %u\n", user_sizes,
  993. srf->metadata.num_sizes);
  994. ttm_ref_object_base_unref(tfile, base->handle);
  995. ret = -EFAULT;
  996. }
  997. ttm_base_object_unref(&base);
  998. return ret;
  999. }
  1000. /**
  1001. * vmw_gb_surface_create - Encode a surface_define command.
  1002. *
  1003. * @res: Pointer to a struct vmw_resource embedded in a struct
  1004. * vmw_surface.
  1005. */
  1006. static int vmw_gb_surface_create(struct vmw_resource *res)
  1007. {
  1008. struct vmw_private *dev_priv = res->dev_priv;
  1009. struct vmw_surface *srf = vmw_res_to_srf(res);
  1010. struct vmw_surface_metadata *metadata = &srf->metadata;
  1011. uint32_t cmd_len, cmd_id, submit_len;
  1012. int ret;
  1013. struct {
  1014. SVGA3dCmdHeader header;
  1015. SVGA3dCmdDefineGBSurface body;
  1016. } *cmd;
  1017. struct {
  1018. SVGA3dCmdHeader header;
  1019. SVGA3dCmdDefineGBSurface_v2 body;
  1020. } *cmd2;
  1021. struct {
  1022. SVGA3dCmdHeader header;
  1023. SVGA3dCmdDefineGBSurface_v3 body;
  1024. } *cmd3;
  1025. struct {
  1026. SVGA3dCmdHeader header;
  1027. SVGA3dCmdDefineGBSurface_v4 body;
  1028. } *cmd4;
  1029. if (likely(res->id != -1))
  1030. return 0;
  1031. vmw_fifo_resource_inc(dev_priv);
  1032. ret = vmw_resource_alloc_id(res);
  1033. if (unlikely(ret != 0)) {
  1034. DRM_ERROR("Failed to allocate a surface id.\n");
  1035. goto out_no_id;
  1036. }
  1037. if (unlikely(res->id >= VMWGFX_NUM_GB_SURFACE)) {
  1038. ret = -EBUSY;
  1039. goto out_no_fifo;
  1040. }
  1041. if (has_sm5_context(dev_priv) && metadata->array_size > 0) {
  1042. cmd_id = SVGA_3D_CMD_DEFINE_GB_SURFACE_V4;
  1043. cmd_len = sizeof(cmd4->body);
  1044. submit_len = sizeof(*cmd4);
  1045. } else if (has_sm4_1_context(dev_priv) && metadata->array_size > 0) {
  1046. cmd_id = SVGA_3D_CMD_DEFINE_GB_SURFACE_V3;
  1047. cmd_len = sizeof(cmd3->body);
  1048. submit_len = sizeof(*cmd3);
  1049. } else if (metadata->array_size > 0) {
  1050. /* VMW_SM_4 support verified at creation time. */
  1051. cmd_id = SVGA_3D_CMD_DEFINE_GB_SURFACE_V2;
  1052. cmd_len = sizeof(cmd2->body);
  1053. submit_len = sizeof(*cmd2);
  1054. } else {
  1055. cmd_id = SVGA_3D_CMD_DEFINE_GB_SURFACE;
  1056. cmd_len = sizeof(cmd->body);
  1057. submit_len = sizeof(*cmd);
  1058. }
  1059. cmd = VMW_CMD_RESERVE(dev_priv, submit_len);
  1060. cmd2 = (typeof(cmd2))cmd;
  1061. cmd3 = (typeof(cmd3))cmd;
  1062. cmd4 = (typeof(cmd4))cmd;
  1063. if (unlikely(!cmd)) {
  1064. ret = -ENOMEM;
  1065. goto out_no_fifo;
  1066. }
  1067. if (has_sm5_context(dev_priv) && metadata->array_size > 0) {
  1068. cmd4->header.id = cmd_id;
  1069. cmd4->header.size = cmd_len;
  1070. cmd4->body.sid = srf->res.id;
  1071. cmd4->body.surfaceFlags = metadata->flags;
  1072. cmd4->body.format = metadata->format;
  1073. cmd4->body.numMipLevels = metadata->mip_levels[0];
  1074. cmd4->body.multisampleCount = metadata->multisample_count;
  1075. cmd4->body.multisamplePattern = metadata->multisample_pattern;
  1076. cmd4->body.qualityLevel = metadata->quality_level;
  1077. cmd4->body.autogenFilter = metadata->autogen_filter;
  1078. cmd4->body.size.width = metadata->base_size.width;
  1079. cmd4->body.size.height = metadata->base_size.height;
  1080. cmd4->body.size.depth = metadata->base_size.depth;
  1081. cmd4->body.arraySize = metadata->array_size;
  1082. cmd4->body.bufferByteStride = metadata->buffer_byte_stride;
  1083. } else if (has_sm4_1_context(dev_priv) && metadata->array_size > 0) {
  1084. cmd3->header.id = cmd_id;
  1085. cmd3->header.size = cmd_len;
  1086. cmd3->body.sid = srf->res.id;
  1087. cmd3->body.surfaceFlags = metadata->flags;
  1088. cmd3->body.format = metadata->format;
  1089. cmd3->body.numMipLevels = metadata->mip_levels[0];
  1090. cmd3->body.multisampleCount = metadata->multisample_count;
  1091. cmd3->body.multisamplePattern = metadata->multisample_pattern;
  1092. cmd3->body.qualityLevel = metadata->quality_level;
  1093. cmd3->body.autogenFilter = metadata->autogen_filter;
  1094. cmd3->body.size.width = metadata->base_size.width;
  1095. cmd3->body.size.height = metadata->base_size.height;
  1096. cmd3->body.size.depth = metadata->base_size.depth;
  1097. cmd3->body.arraySize = metadata->array_size;
  1098. } else if (metadata->array_size > 0) {
  1099. cmd2->header.id = cmd_id;
  1100. cmd2->header.size = cmd_len;
  1101. cmd2->body.sid = srf->res.id;
  1102. cmd2->body.surfaceFlags = metadata->flags;
  1103. cmd2->body.format = metadata->format;
  1104. cmd2->body.numMipLevels = metadata->mip_levels[0];
  1105. cmd2->body.multisampleCount = metadata->multisample_count;
  1106. cmd2->body.autogenFilter = metadata->autogen_filter;
  1107. cmd2->body.size.width = metadata->base_size.width;
  1108. cmd2->body.size.height = metadata->base_size.height;
  1109. cmd2->body.size.depth = metadata->base_size.depth;
  1110. cmd2->body.arraySize = metadata->array_size;
  1111. } else {
  1112. cmd->header.id = cmd_id;
  1113. cmd->header.size = cmd_len;
  1114. cmd->body.sid = srf->res.id;
  1115. cmd->body.surfaceFlags = metadata->flags;
  1116. cmd->body.format = metadata->format;
  1117. cmd->body.numMipLevels = metadata->mip_levels[0];
  1118. cmd->body.multisampleCount = metadata->multisample_count;
  1119. cmd->body.autogenFilter = metadata->autogen_filter;
  1120. cmd->body.size.width = metadata->base_size.width;
  1121. cmd->body.size.height = metadata->base_size.height;
  1122. cmd->body.size.depth = metadata->base_size.depth;
  1123. }
  1124. vmw_cmd_commit(dev_priv, submit_len);
  1125. return 0;
  1126. out_no_fifo:
  1127. vmw_resource_release_id(res);
  1128. out_no_id:
  1129. vmw_fifo_resource_dec(dev_priv);
  1130. return ret;
  1131. }
  1132. static int vmw_gb_surface_bind(struct vmw_resource *res,
  1133. struct ttm_validate_buffer *val_buf)
  1134. {
  1135. struct vmw_private *dev_priv = res->dev_priv;
  1136. struct {
  1137. SVGA3dCmdHeader header;
  1138. SVGA3dCmdBindGBSurface body;
  1139. } *cmd1;
  1140. struct {
  1141. SVGA3dCmdHeader header;
  1142. SVGA3dCmdUpdateGBSurface body;
  1143. } *cmd2;
  1144. uint32_t submit_size;
  1145. struct ttm_buffer_object *bo = val_buf->bo;
  1146. BUG_ON(bo->resource->mem_type != VMW_PL_MOB);
  1147. submit_size = sizeof(*cmd1) + (res->guest_memory_dirty ? sizeof(*cmd2) : 0);
  1148. cmd1 = VMW_CMD_RESERVE(dev_priv, submit_size);
  1149. if (unlikely(!cmd1))
  1150. return -ENOMEM;
  1151. cmd1->header.id = SVGA_3D_CMD_BIND_GB_SURFACE;
  1152. cmd1->header.size = sizeof(cmd1->body);
  1153. cmd1->body.sid = res->id;
  1154. cmd1->body.mobid = bo->resource->start;
  1155. if (res->guest_memory_dirty) {
  1156. cmd2 = (void *) &cmd1[1];
  1157. cmd2->header.id = SVGA_3D_CMD_UPDATE_GB_SURFACE;
  1158. cmd2->header.size = sizeof(cmd2->body);
  1159. cmd2->body.sid = res->id;
  1160. }
  1161. vmw_cmd_commit(dev_priv, submit_size);
  1162. if (res->guest_memory_bo->dirty && res->guest_memory_dirty) {
  1163. /* We've just made a full upload. Cear dirty regions. */
  1164. vmw_bo_dirty_clear_res(res);
  1165. }
  1166. res->guest_memory_dirty = false;
  1167. return 0;
  1168. }
  1169. static int vmw_gb_surface_unbind(struct vmw_resource *res,
  1170. bool readback,
  1171. struct ttm_validate_buffer *val_buf)
  1172. {
  1173. struct vmw_private *dev_priv = res->dev_priv;
  1174. struct ttm_buffer_object *bo = val_buf->bo;
  1175. struct vmw_fence_obj *fence;
  1176. struct {
  1177. SVGA3dCmdHeader header;
  1178. SVGA3dCmdReadbackGBSurface body;
  1179. } *cmd1;
  1180. struct {
  1181. SVGA3dCmdHeader header;
  1182. SVGA3dCmdInvalidateGBSurface body;
  1183. } *cmd2;
  1184. struct {
  1185. SVGA3dCmdHeader header;
  1186. SVGA3dCmdBindGBSurface body;
  1187. } *cmd3;
  1188. uint32_t submit_size;
  1189. uint8_t *cmd;
  1190. BUG_ON(bo->resource->mem_type != VMW_PL_MOB);
  1191. submit_size = sizeof(*cmd3) + (readback ? sizeof(*cmd1) : sizeof(*cmd2));
  1192. cmd = VMW_CMD_RESERVE(dev_priv, submit_size);
  1193. if (unlikely(!cmd))
  1194. return -ENOMEM;
  1195. if (readback) {
  1196. cmd1 = (void *) cmd;
  1197. cmd1->header.id = SVGA_3D_CMD_READBACK_GB_SURFACE;
  1198. cmd1->header.size = sizeof(cmd1->body);
  1199. cmd1->body.sid = res->id;
  1200. cmd3 = (void *) &cmd1[1];
  1201. } else {
  1202. cmd2 = (void *) cmd;
  1203. cmd2->header.id = SVGA_3D_CMD_INVALIDATE_GB_SURFACE;
  1204. cmd2->header.size = sizeof(cmd2->body);
  1205. cmd2->body.sid = res->id;
  1206. cmd3 = (void *) &cmd2[1];
  1207. }
  1208. cmd3->header.id = SVGA_3D_CMD_BIND_GB_SURFACE;
  1209. cmd3->header.size = sizeof(cmd3->body);
  1210. cmd3->body.sid = res->id;
  1211. cmd3->body.mobid = SVGA3D_INVALID_ID;
  1212. vmw_cmd_commit(dev_priv, submit_size);
  1213. /*
  1214. * Create a fence object and fence the backup buffer.
  1215. */
  1216. (void) vmw_execbuf_fence_commands(NULL, dev_priv,
  1217. &fence, NULL);
  1218. vmw_bo_fence_single(val_buf->bo, fence);
  1219. if (likely(fence != NULL))
  1220. vmw_fence_obj_unreference(&fence);
  1221. return 0;
  1222. }
  1223. static int vmw_gb_surface_destroy(struct vmw_resource *res)
  1224. {
  1225. struct vmw_private *dev_priv = res->dev_priv;
  1226. struct vmw_surface *srf = vmw_res_to_srf(res);
  1227. struct {
  1228. SVGA3dCmdHeader header;
  1229. SVGA3dCmdDestroyGBSurface body;
  1230. } *cmd;
  1231. if (likely(res->id == -1))
  1232. return 0;
  1233. mutex_lock(&dev_priv->binding_mutex);
  1234. vmw_view_surface_list_destroy(dev_priv, &srf->view_list);
  1235. vmw_binding_res_list_scrub(&res->binding_head);
  1236. cmd = VMW_CMD_RESERVE(dev_priv, sizeof(*cmd));
  1237. if (unlikely(!cmd)) {
  1238. mutex_unlock(&dev_priv->binding_mutex);
  1239. return -ENOMEM;
  1240. }
  1241. cmd->header.id = SVGA_3D_CMD_DESTROY_GB_SURFACE;
  1242. cmd->header.size = sizeof(cmd->body);
  1243. cmd->body.sid = res->id;
  1244. vmw_cmd_commit(dev_priv, sizeof(*cmd));
  1245. mutex_unlock(&dev_priv->binding_mutex);
  1246. vmw_resource_release_id(res);
  1247. vmw_fifo_resource_dec(dev_priv);
  1248. return 0;
  1249. }
  1250. /**
  1251. * vmw_gb_surface_define_ioctl - Ioctl function implementing
  1252. * the user surface define functionality.
  1253. *
  1254. * @dev: Pointer to a struct drm_device.
  1255. * @data: Pointer to data copied from / to user-space.
  1256. * @file_priv: Pointer to a drm file private structure.
  1257. */
  1258. int vmw_gb_surface_define_ioctl(struct drm_device *dev, void *data,
  1259. struct drm_file *file_priv)
  1260. {
  1261. union drm_vmw_gb_surface_create_arg *arg =
  1262. (union drm_vmw_gb_surface_create_arg *)data;
  1263. struct drm_vmw_gb_surface_create_rep *rep = &arg->rep;
  1264. struct drm_vmw_gb_surface_create_ext_req req_ext;
  1265. req_ext.base = arg->req;
  1266. req_ext.version = drm_vmw_gb_surface_v1;
  1267. req_ext.svga3d_flags_upper_32_bits = 0;
  1268. req_ext.multisample_pattern = SVGA3D_MS_PATTERN_NONE;
  1269. req_ext.quality_level = SVGA3D_MS_QUALITY_NONE;
  1270. req_ext.buffer_byte_stride = 0;
  1271. req_ext.must_be_zero = 0;
  1272. return vmw_gb_surface_define_internal(dev, &req_ext, rep, file_priv);
  1273. }
  1274. /**
  1275. * vmw_gb_surface_reference_ioctl - Ioctl function implementing
  1276. * the user surface reference functionality.
  1277. *
  1278. * @dev: Pointer to a struct drm_device.
  1279. * @data: Pointer to data copied from / to user-space.
  1280. * @file_priv: Pointer to a drm file private structure.
  1281. */
  1282. int vmw_gb_surface_reference_ioctl(struct drm_device *dev, void *data,
  1283. struct drm_file *file_priv)
  1284. {
  1285. union drm_vmw_gb_surface_reference_arg *arg =
  1286. (union drm_vmw_gb_surface_reference_arg *)data;
  1287. struct drm_vmw_surface_arg *req = &arg->req;
  1288. struct drm_vmw_gb_surface_ref_rep *rep = &arg->rep;
  1289. struct drm_vmw_gb_surface_ref_ext_rep rep_ext;
  1290. int ret;
  1291. ret = vmw_gb_surface_reference_internal(dev, req, &rep_ext, file_priv);
  1292. if (unlikely(ret != 0))
  1293. return ret;
  1294. rep->creq = rep_ext.creq.base;
  1295. rep->crep = rep_ext.crep;
  1296. return ret;
  1297. }
  1298. /**
  1299. * vmw_gb_surface_define_ext_ioctl - Ioctl function implementing
  1300. * the user surface define functionality.
  1301. *
  1302. * @dev: Pointer to a struct drm_device.
  1303. * @data: Pointer to data copied from / to user-space.
  1304. * @file_priv: Pointer to a drm file private structure.
  1305. */
  1306. int vmw_gb_surface_define_ext_ioctl(struct drm_device *dev, void *data,
  1307. struct drm_file *file_priv)
  1308. {
  1309. union drm_vmw_gb_surface_create_ext_arg *arg =
  1310. (union drm_vmw_gb_surface_create_ext_arg *)data;
  1311. struct drm_vmw_gb_surface_create_ext_req *req = &arg->req;
  1312. struct drm_vmw_gb_surface_create_rep *rep = &arg->rep;
  1313. return vmw_gb_surface_define_internal(dev, req, rep, file_priv);
  1314. }
  1315. /**
  1316. * vmw_gb_surface_reference_ext_ioctl - Ioctl function implementing
  1317. * the user surface reference functionality.
  1318. *
  1319. * @dev: Pointer to a struct drm_device.
  1320. * @data: Pointer to data copied from / to user-space.
  1321. * @file_priv: Pointer to a drm file private structure.
  1322. */
  1323. int vmw_gb_surface_reference_ext_ioctl(struct drm_device *dev, void *data,
  1324. struct drm_file *file_priv)
  1325. {
  1326. union drm_vmw_gb_surface_reference_ext_arg *arg =
  1327. (union drm_vmw_gb_surface_reference_ext_arg *)data;
  1328. struct drm_vmw_surface_arg *req = &arg->req;
  1329. struct drm_vmw_gb_surface_ref_ext_rep *rep = &arg->rep;
  1330. return vmw_gb_surface_reference_internal(dev, req, rep, file_priv);
  1331. }
  1332. /**
  1333. * vmw_gb_surface_define_internal - Ioctl function implementing
  1334. * the user surface define functionality.
  1335. *
  1336. * @dev: Pointer to a struct drm_device.
  1337. * @req: Request argument from user-space.
  1338. * @rep: Response argument to user-space.
  1339. * @file_priv: Pointer to a drm file private structure.
  1340. */
  1341. static int
  1342. vmw_gb_surface_define_internal(struct drm_device *dev,
  1343. struct drm_vmw_gb_surface_create_ext_req *req,
  1344. struct drm_vmw_gb_surface_create_rep *rep,
  1345. struct drm_file *file_priv)
  1346. {
  1347. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  1348. struct vmw_private *dev_priv = vmw_priv(dev);
  1349. struct vmw_user_surface *user_srf;
  1350. struct vmw_surface_metadata metadata = {0};
  1351. struct vmw_surface *srf;
  1352. struct vmw_resource *res;
  1353. struct vmw_resource *tmp;
  1354. int ret = 0;
  1355. uint32_t backup_handle = 0;
  1356. SVGA3dSurfaceAllFlags svga3d_flags_64 =
  1357. SVGA3D_FLAGS_64(req->svga3d_flags_upper_32_bits,
  1358. req->base.svga3d_flags);
  1359. /* array_size must be null for non-GL3 host. */
  1360. if (req->base.array_size > 0 && !has_sm4_context(dev_priv)) {
  1361. VMW_DEBUG_USER("SM4 surface not supported.\n");
  1362. return -EINVAL;
  1363. }
  1364. if (!has_sm4_1_context(dev_priv)) {
  1365. if (req->svga3d_flags_upper_32_bits != 0)
  1366. ret = -EINVAL;
  1367. if (req->base.multisample_count != 0)
  1368. ret = -EINVAL;
  1369. if (req->multisample_pattern != SVGA3D_MS_PATTERN_NONE)
  1370. ret = -EINVAL;
  1371. if (req->quality_level != SVGA3D_MS_QUALITY_NONE)
  1372. ret = -EINVAL;
  1373. if (ret) {
  1374. VMW_DEBUG_USER("SM4.1 surface not supported.\n");
  1375. return ret;
  1376. }
  1377. }
  1378. if (req->buffer_byte_stride > 0 && !has_sm5_context(dev_priv)) {
  1379. VMW_DEBUG_USER("SM5 surface not supported.\n");
  1380. return -EINVAL;
  1381. }
  1382. if ((svga3d_flags_64 & SVGA3D_SURFACE_MULTISAMPLE) &&
  1383. req->base.multisample_count == 0) {
  1384. VMW_DEBUG_USER("Invalid sample count.\n");
  1385. return -EINVAL;
  1386. }
  1387. if (req->base.mip_levels > DRM_VMW_MAX_MIP_LEVELS) {
  1388. VMW_DEBUG_USER("Invalid mip level.\n");
  1389. return -EINVAL;
  1390. }
  1391. metadata.flags = svga3d_flags_64;
  1392. metadata.format = req->base.format;
  1393. metadata.mip_levels[0] = req->base.mip_levels;
  1394. metadata.multisample_count = req->base.multisample_count;
  1395. metadata.multisample_pattern = req->multisample_pattern;
  1396. metadata.quality_level = req->quality_level;
  1397. metadata.array_size = req->base.array_size;
  1398. metadata.buffer_byte_stride = req->buffer_byte_stride;
  1399. metadata.num_sizes = 1;
  1400. metadata.base_size = req->base.base_size;
  1401. metadata.scanout = req->base.drm_surface_flags &
  1402. drm_vmw_surface_flag_scanout;
  1403. /* Define a surface based on the parameters. */
  1404. ret = vmw_gb_surface_define(dev_priv, &metadata, &srf);
  1405. if (ret != 0) {
  1406. VMW_DEBUG_USER("Failed to define surface.\n");
  1407. return ret;
  1408. }
  1409. user_srf = container_of(srf, struct vmw_user_surface, srf);
  1410. if (drm_is_primary_client(file_priv))
  1411. user_srf->master = drm_file_get_master(file_priv);
  1412. res = &user_srf->srf.res;
  1413. if (req->base.buffer_handle != SVGA3D_INVALID_ID) {
  1414. ret = vmw_user_bo_lookup(file_priv, req->base.buffer_handle,
  1415. &res->guest_memory_bo);
  1416. if (ret == 0) {
  1417. if (res->guest_memory_bo->is_dumb) {
  1418. VMW_DEBUG_USER("Can't backup surface with a dumb buffer.\n");
  1419. vmw_user_bo_unref(&res->guest_memory_bo);
  1420. ret = -EINVAL;
  1421. goto out_unlock;
  1422. } else if (res->guest_memory_bo->tbo.base.size < res->guest_memory_size) {
  1423. VMW_DEBUG_USER("Surface backup buffer too small.\n");
  1424. vmw_user_bo_unref(&res->guest_memory_bo);
  1425. ret = -EINVAL;
  1426. goto out_unlock;
  1427. } else {
  1428. backup_handle = req->base.buffer_handle;
  1429. }
  1430. }
  1431. } else if (req->base.drm_surface_flags &
  1432. (drm_vmw_surface_flag_create_buffer |
  1433. drm_vmw_surface_flag_coherent)) {
  1434. ret = vmw_gem_object_create_with_handle(dev_priv, file_priv,
  1435. res->guest_memory_size,
  1436. &backup_handle,
  1437. &res->guest_memory_bo);
  1438. }
  1439. if (unlikely(ret != 0)) {
  1440. vmw_resource_unreference(&res);
  1441. goto out_unlock;
  1442. }
  1443. if (req->base.drm_surface_flags & drm_vmw_surface_flag_coherent) {
  1444. struct vmw_bo *backup = res->guest_memory_bo;
  1445. ttm_bo_reserve(&backup->tbo, false, false, NULL);
  1446. if (!res->func->dirty_alloc)
  1447. ret = -EINVAL;
  1448. if (!ret)
  1449. ret = vmw_bo_dirty_add(backup);
  1450. if (!ret) {
  1451. res->coherent = true;
  1452. ret = res->func->dirty_alloc(res);
  1453. }
  1454. ttm_bo_unreserve(&backup->tbo);
  1455. if (ret) {
  1456. vmw_resource_unreference(&res);
  1457. goto out_unlock;
  1458. }
  1459. }
  1460. if (res->guest_memory_bo) {
  1461. ret = vmw_bo_add_detached_resource(res->guest_memory_bo, res);
  1462. if (unlikely(ret != 0)) {
  1463. vmw_resource_unreference(&res);
  1464. goto out_unlock;
  1465. }
  1466. }
  1467. tmp = vmw_resource_reference(res);
  1468. ret = ttm_prime_object_init(tfile, res->guest_memory_size, &user_srf->prime,
  1469. VMW_RES_SURFACE,
  1470. &vmw_user_surface_base_release);
  1471. if (unlikely(ret != 0)) {
  1472. vmw_resource_unreference(&tmp);
  1473. vmw_resource_unreference(&res);
  1474. goto out_unlock;
  1475. }
  1476. rep->handle = user_srf->prime.base.handle;
  1477. rep->backup_size = res->guest_memory_size;
  1478. if (res->guest_memory_bo) {
  1479. rep->buffer_map_handle =
  1480. drm_vma_node_offset_addr(&res->guest_memory_bo->tbo.base.vma_node);
  1481. rep->buffer_size = res->guest_memory_bo->tbo.base.size;
  1482. rep->buffer_handle = backup_handle;
  1483. } else {
  1484. rep->buffer_map_handle = 0;
  1485. rep->buffer_size = 0;
  1486. rep->buffer_handle = SVGA3D_INVALID_ID;
  1487. }
  1488. vmw_resource_unreference(&res);
  1489. out_unlock:
  1490. return ret;
  1491. }
  1492. /**
  1493. * vmw_gb_surface_reference_internal - Ioctl function implementing
  1494. * the user surface reference functionality.
  1495. *
  1496. * @dev: Pointer to a struct drm_device.
  1497. * @req: Pointer to user-space request surface arg.
  1498. * @rep: Pointer to response to user-space.
  1499. * @file_priv: Pointer to a drm file private structure.
  1500. */
  1501. static int
  1502. vmw_gb_surface_reference_internal(struct drm_device *dev,
  1503. struct drm_vmw_surface_arg *req,
  1504. struct drm_vmw_gb_surface_ref_ext_rep *rep,
  1505. struct drm_file *file_priv)
  1506. {
  1507. struct vmw_private *dev_priv = vmw_priv(dev);
  1508. struct vmw_surface *srf;
  1509. struct vmw_user_surface *user_srf;
  1510. struct vmw_surface_metadata *metadata;
  1511. struct ttm_base_object *base;
  1512. u32 backup_handle;
  1513. int ret;
  1514. ret = vmw_surface_handle_reference(dev_priv, file_priv, req->sid,
  1515. req->handle_type, &base);
  1516. if (unlikely(ret != 0))
  1517. return ret;
  1518. user_srf = container_of(base, struct vmw_user_surface, prime.base);
  1519. srf = &user_srf->srf;
  1520. if (!srf->res.guest_memory_bo) {
  1521. DRM_ERROR("Shared GB surface is missing a backup buffer.\n");
  1522. goto out_bad_resource;
  1523. }
  1524. metadata = &srf->metadata;
  1525. mutex_lock(&dev_priv->cmdbuf_mutex); /* Protect res->backup */
  1526. ret = drm_gem_handle_create(file_priv, &srf->res.guest_memory_bo->tbo.base,
  1527. &backup_handle);
  1528. mutex_unlock(&dev_priv->cmdbuf_mutex);
  1529. if (ret != 0) {
  1530. drm_err(dev, "Wasn't able to create a backing handle for surface sid = %u.\n",
  1531. req->sid);
  1532. goto out_bad_resource;
  1533. }
  1534. rep->creq.base.svga3d_flags = SVGA3D_FLAGS_LOWER_32(metadata->flags);
  1535. rep->creq.base.format = metadata->format;
  1536. rep->creq.base.mip_levels = metadata->mip_levels[0];
  1537. rep->creq.base.drm_surface_flags = 0;
  1538. rep->creq.base.multisample_count = metadata->multisample_count;
  1539. rep->creq.base.autogen_filter = metadata->autogen_filter;
  1540. rep->creq.base.array_size = metadata->array_size;
  1541. rep->creq.base.buffer_handle = backup_handle;
  1542. rep->creq.base.base_size = metadata->base_size;
  1543. rep->crep.handle = user_srf->prime.base.handle;
  1544. rep->crep.backup_size = srf->res.guest_memory_size;
  1545. rep->crep.buffer_handle = backup_handle;
  1546. rep->crep.buffer_map_handle =
  1547. drm_vma_node_offset_addr(&srf->res.guest_memory_bo->tbo.base.vma_node);
  1548. rep->crep.buffer_size = srf->res.guest_memory_bo->tbo.base.size;
  1549. rep->creq.version = drm_vmw_gb_surface_v1;
  1550. rep->creq.svga3d_flags_upper_32_bits =
  1551. SVGA3D_FLAGS_UPPER_32(metadata->flags);
  1552. rep->creq.multisample_pattern = metadata->multisample_pattern;
  1553. rep->creq.quality_level = metadata->quality_level;
  1554. rep->creq.must_be_zero = 0;
  1555. out_bad_resource:
  1556. ttm_base_object_unref(&base);
  1557. return ret;
  1558. }
  1559. /**
  1560. * vmw_subres_dirty_add - Add a dirty region to a subresource
  1561. * @dirty: The surfaces's dirty tracker.
  1562. * @loc_start: The location corresponding to the start of the region.
  1563. * @loc_end: The location corresponding to the end of the region.
  1564. *
  1565. * As we are assuming that @loc_start and @loc_end represent a sequential
  1566. * range of backing store memory, if the region spans multiple lines then
  1567. * regardless of the x coordinate, the full lines are dirtied.
  1568. * Correspondingly if the region spans multiple z slices, then full rather
  1569. * than partial z slices are dirtied.
  1570. */
  1571. static void vmw_subres_dirty_add(struct vmw_surface_dirty *dirty,
  1572. const struct vmw_surface_loc *loc_start,
  1573. const struct vmw_surface_loc *loc_end)
  1574. {
  1575. const struct vmw_surface_cache *cache = &dirty->cache;
  1576. SVGA3dBox *box = &dirty->boxes[loc_start->sub_resource];
  1577. u32 mip = loc_start->sub_resource % cache->num_mip_levels;
  1578. const struct drm_vmw_size *size = &cache->mip[mip].size;
  1579. u32 box_c2 = box->z + box->d;
  1580. if (WARN_ON(loc_start->sub_resource >= dirty->num_subres))
  1581. return;
  1582. if (box->d == 0 || box->z > loc_start->z)
  1583. box->z = loc_start->z;
  1584. if (box_c2 < loc_end->z)
  1585. box->d = loc_end->z - box->z;
  1586. if (loc_start->z + 1 == loc_end->z) {
  1587. box_c2 = box->y + box->h;
  1588. if (box->h == 0 || box->y > loc_start->y)
  1589. box->y = loc_start->y;
  1590. if (box_c2 < loc_end->y)
  1591. box->h = loc_end->y - box->y;
  1592. if (loc_start->y + 1 == loc_end->y) {
  1593. box_c2 = box->x + box->w;
  1594. if (box->w == 0 || box->x > loc_start->x)
  1595. box->x = loc_start->x;
  1596. if (box_c2 < loc_end->x)
  1597. box->w = loc_end->x - box->x;
  1598. } else {
  1599. box->x = 0;
  1600. box->w = size->width;
  1601. }
  1602. } else {
  1603. box->y = 0;
  1604. box->h = size->height;
  1605. box->x = 0;
  1606. box->w = size->width;
  1607. }
  1608. }
  1609. /**
  1610. * vmw_subres_dirty_full - Mark a full subresource as dirty
  1611. * @dirty: The surface's dirty tracker.
  1612. * @subres: The subresource
  1613. */
  1614. static void vmw_subres_dirty_full(struct vmw_surface_dirty *dirty, u32 subres)
  1615. {
  1616. const struct vmw_surface_cache *cache = &dirty->cache;
  1617. u32 mip = subres % cache->num_mip_levels;
  1618. const struct drm_vmw_size *size = &cache->mip[mip].size;
  1619. SVGA3dBox *box = &dirty->boxes[subres];
  1620. box->x = 0;
  1621. box->y = 0;
  1622. box->z = 0;
  1623. box->w = size->width;
  1624. box->h = size->height;
  1625. box->d = size->depth;
  1626. }
  1627. /*
  1628. * vmw_surface_tex_dirty_add_range - The dirty_add_range callback for texture
  1629. * surfaces.
  1630. */
  1631. static void vmw_surface_tex_dirty_range_add(struct vmw_resource *res,
  1632. size_t start, size_t end)
  1633. {
  1634. struct vmw_surface_dirty *dirty =
  1635. (struct vmw_surface_dirty *) res->dirty;
  1636. size_t backup_end = res->guest_memory_offset + res->guest_memory_size;
  1637. struct vmw_surface_loc loc1, loc2;
  1638. const struct vmw_surface_cache *cache;
  1639. start = max_t(size_t, start, res->guest_memory_offset) - res->guest_memory_offset;
  1640. end = min(end, backup_end) - res->guest_memory_offset;
  1641. cache = &dirty->cache;
  1642. vmw_surface_get_loc(cache, &loc1, start);
  1643. vmw_surface_get_loc(cache, &loc2, end - 1);
  1644. vmw_surface_inc_loc(cache, &loc2);
  1645. if (loc1.sheet != loc2.sheet) {
  1646. u32 sub_res;
  1647. /*
  1648. * Multiple multisample sheets. To do this in an optimized
  1649. * fashion, compute the dirty region for each sheet and the
  1650. * resulting union. Since this is not a common case, just dirty
  1651. * the whole surface.
  1652. */
  1653. for (sub_res = 0; sub_res < dirty->num_subres; ++sub_res)
  1654. vmw_subres_dirty_full(dirty, sub_res);
  1655. return;
  1656. }
  1657. if (loc1.sub_resource + 1 == loc2.sub_resource) {
  1658. /* Dirty range covers a single sub-resource */
  1659. vmw_subres_dirty_add(dirty, &loc1, &loc2);
  1660. } else {
  1661. /* Dirty range covers multiple sub-resources */
  1662. struct vmw_surface_loc loc_min, loc_max;
  1663. u32 sub_res;
  1664. vmw_surface_max_loc(cache, loc1.sub_resource, &loc_max);
  1665. vmw_subres_dirty_add(dirty, &loc1, &loc_max);
  1666. vmw_surface_min_loc(cache, loc2.sub_resource - 1, &loc_min);
  1667. vmw_subres_dirty_add(dirty, &loc_min, &loc2);
  1668. for (sub_res = loc1.sub_resource + 1;
  1669. sub_res < loc2.sub_resource - 1; ++sub_res)
  1670. vmw_subres_dirty_full(dirty, sub_res);
  1671. }
  1672. }
  1673. /*
  1674. * vmw_surface_tex_dirty_add_range - The dirty_add_range callback for buffer
  1675. * surfaces.
  1676. */
  1677. static void vmw_surface_buf_dirty_range_add(struct vmw_resource *res,
  1678. size_t start, size_t end)
  1679. {
  1680. struct vmw_surface_dirty *dirty =
  1681. (struct vmw_surface_dirty *) res->dirty;
  1682. const struct vmw_surface_cache *cache = &dirty->cache;
  1683. size_t backup_end = res->guest_memory_offset + cache->mip_chain_bytes;
  1684. SVGA3dBox *box = &dirty->boxes[0];
  1685. u32 box_c2;
  1686. box->h = box->d = 1;
  1687. start = max_t(size_t, start, res->guest_memory_offset) - res->guest_memory_offset;
  1688. end = min(end, backup_end) - res->guest_memory_offset;
  1689. box_c2 = box->x + box->w;
  1690. if (box->w == 0 || box->x > start)
  1691. box->x = start;
  1692. if (box_c2 < end)
  1693. box->w = end - box->x;
  1694. }
  1695. /*
  1696. * vmw_surface_tex_dirty_add_range - The dirty_add_range callback for surfaces
  1697. */
  1698. static void vmw_surface_dirty_range_add(struct vmw_resource *res, size_t start,
  1699. size_t end)
  1700. {
  1701. struct vmw_surface *srf = vmw_res_to_srf(res);
  1702. if (WARN_ON(end <= res->guest_memory_offset ||
  1703. start >= res->guest_memory_offset + res->guest_memory_size))
  1704. return;
  1705. if (srf->metadata.format == SVGA3D_BUFFER)
  1706. vmw_surface_buf_dirty_range_add(res, start, end);
  1707. else
  1708. vmw_surface_tex_dirty_range_add(res, start, end);
  1709. }
  1710. /*
  1711. * vmw_surface_dirty_sync - The surface's dirty_sync callback.
  1712. */
  1713. static int vmw_surface_dirty_sync(struct vmw_resource *res)
  1714. {
  1715. struct vmw_private *dev_priv = res->dev_priv;
  1716. u32 i, num_dirty;
  1717. struct vmw_surface_dirty *dirty =
  1718. (struct vmw_surface_dirty *) res->dirty;
  1719. size_t alloc_size;
  1720. const struct vmw_surface_cache *cache = &dirty->cache;
  1721. struct {
  1722. SVGA3dCmdHeader header;
  1723. SVGA3dCmdDXUpdateSubResource body;
  1724. } *cmd1;
  1725. struct {
  1726. SVGA3dCmdHeader header;
  1727. SVGA3dCmdUpdateGBImage body;
  1728. } *cmd2;
  1729. void *cmd;
  1730. num_dirty = 0;
  1731. for (i = 0; i < dirty->num_subres; ++i) {
  1732. const SVGA3dBox *box = &dirty->boxes[i];
  1733. if (box->d)
  1734. num_dirty++;
  1735. }
  1736. if (!num_dirty)
  1737. goto out;
  1738. alloc_size = num_dirty * ((has_sm4_context(dev_priv)) ? sizeof(*cmd1) : sizeof(*cmd2));
  1739. cmd = VMW_CMD_RESERVE(dev_priv, alloc_size);
  1740. if (!cmd)
  1741. return -ENOMEM;
  1742. cmd1 = cmd;
  1743. cmd2 = cmd;
  1744. for (i = 0; i < dirty->num_subres; ++i) {
  1745. const SVGA3dBox *box = &dirty->boxes[i];
  1746. if (!box->d)
  1747. continue;
  1748. /*
  1749. * DX_UPDATE_SUBRESOURCE is aware of array surfaces.
  1750. * UPDATE_GB_IMAGE is not.
  1751. */
  1752. if (has_sm4_context(dev_priv)) {
  1753. cmd1->header.id = SVGA_3D_CMD_DX_UPDATE_SUBRESOURCE;
  1754. cmd1->header.size = sizeof(cmd1->body);
  1755. cmd1->body.sid = res->id;
  1756. cmd1->body.subResource = i;
  1757. cmd1->body.box = *box;
  1758. cmd1++;
  1759. } else {
  1760. cmd2->header.id = SVGA_3D_CMD_UPDATE_GB_IMAGE;
  1761. cmd2->header.size = sizeof(cmd2->body);
  1762. cmd2->body.image.sid = res->id;
  1763. cmd2->body.image.face = i / cache->num_mip_levels;
  1764. cmd2->body.image.mipmap = i -
  1765. (cache->num_mip_levels * cmd2->body.image.face);
  1766. cmd2->body.box = *box;
  1767. cmd2++;
  1768. }
  1769. }
  1770. vmw_cmd_commit(dev_priv, alloc_size);
  1771. out:
  1772. memset(&dirty->boxes[0], 0, sizeof(dirty->boxes[0]) *
  1773. dirty->num_subres);
  1774. return 0;
  1775. }
  1776. /*
  1777. * vmw_surface_dirty_alloc - The surface's dirty_alloc callback.
  1778. */
  1779. static int vmw_surface_dirty_alloc(struct vmw_resource *res)
  1780. {
  1781. struct vmw_surface *srf = vmw_res_to_srf(res);
  1782. const struct vmw_surface_metadata *metadata = &srf->metadata;
  1783. struct vmw_surface_dirty *dirty;
  1784. u32 num_layers = 1;
  1785. u32 num_mip;
  1786. u32 num_subres;
  1787. u32 num_samples;
  1788. size_t dirty_size;
  1789. int ret;
  1790. if (metadata->array_size)
  1791. num_layers = metadata->array_size;
  1792. else if (metadata->flags & SVGA3D_SURFACE_CUBEMAP)
  1793. num_layers *= SVGA3D_MAX_SURFACE_FACES;
  1794. num_mip = metadata->mip_levels[0];
  1795. if (!num_mip)
  1796. num_mip = 1;
  1797. num_subres = num_layers * num_mip;
  1798. dirty_size = struct_size(dirty, boxes, num_subres);
  1799. dirty = kvzalloc(dirty_size, GFP_KERNEL);
  1800. if (!dirty) {
  1801. ret = -ENOMEM;
  1802. goto out_no_dirty;
  1803. }
  1804. num_samples = max_t(u32, 1, metadata->multisample_count);
  1805. ret = vmw_surface_setup_cache(&metadata->base_size, metadata->format,
  1806. num_mip, num_layers, num_samples,
  1807. &dirty->cache);
  1808. if (ret)
  1809. goto out_no_cache;
  1810. dirty->num_subres = num_subres;
  1811. res->dirty = (struct vmw_resource_dirty *) dirty;
  1812. return 0;
  1813. out_no_cache:
  1814. kvfree(dirty);
  1815. out_no_dirty:
  1816. return ret;
  1817. }
  1818. /*
  1819. * vmw_surface_dirty_free - The surface's dirty_free callback
  1820. */
  1821. static void vmw_surface_dirty_free(struct vmw_resource *res)
  1822. {
  1823. struct vmw_surface_dirty *dirty =
  1824. (struct vmw_surface_dirty *) res->dirty;
  1825. kvfree(dirty);
  1826. res->dirty = NULL;
  1827. }
  1828. /*
  1829. * vmw_surface_clean - The surface's clean callback
  1830. */
  1831. static int vmw_surface_clean(struct vmw_resource *res)
  1832. {
  1833. struct vmw_private *dev_priv = res->dev_priv;
  1834. size_t alloc_size;
  1835. struct {
  1836. SVGA3dCmdHeader header;
  1837. SVGA3dCmdReadbackGBSurface body;
  1838. } *cmd;
  1839. alloc_size = sizeof(*cmd);
  1840. cmd = VMW_CMD_RESERVE(dev_priv, alloc_size);
  1841. if (!cmd)
  1842. return -ENOMEM;
  1843. cmd->header.id = SVGA_3D_CMD_READBACK_GB_SURFACE;
  1844. cmd->header.size = sizeof(cmd->body);
  1845. cmd->body.sid = res->id;
  1846. vmw_cmd_commit(dev_priv, alloc_size);
  1847. return 0;
  1848. }
  1849. /*
  1850. * vmw_gb_surface_define - Define a private GB surface
  1851. *
  1852. * @dev_priv: Pointer to a device private.
  1853. * @metadata: Metadata representing the surface to create.
  1854. * @user_srf_out: allocated user_srf. Set to NULL on failure.
  1855. *
  1856. * GB surfaces allocated by this function will not have a user mode handle, and
  1857. * thus will only be visible to vmwgfx. For optimization reasons the
  1858. * surface may later be given a user mode handle by another function to make
  1859. * it available to user mode drivers.
  1860. */
  1861. int vmw_gb_surface_define(struct vmw_private *dev_priv,
  1862. const struct vmw_surface_metadata *req,
  1863. struct vmw_surface **srf_out)
  1864. {
  1865. struct vmw_surface_metadata *metadata;
  1866. struct vmw_user_surface *user_srf;
  1867. struct vmw_surface *srf;
  1868. u32 sample_count = 1;
  1869. u32 num_layers = 1;
  1870. int ret;
  1871. *srf_out = NULL;
  1872. if (req->scanout) {
  1873. if (!vmw_surface_is_screen_target_format(req->format)) {
  1874. VMW_DEBUG_USER("Invalid Screen Target surface format.");
  1875. return -EINVAL;
  1876. }
  1877. if (req->base_size.width > dev_priv->texture_max_width ||
  1878. req->base_size.height > dev_priv->texture_max_height) {
  1879. VMW_DEBUG_USER("%ux%u\n, exceed max surface size %ux%u",
  1880. req->base_size.width,
  1881. req->base_size.height,
  1882. dev_priv->texture_max_width,
  1883. dev_priv->texture_max_height);
  1884. return -EINVAL;
  1885. }
  1886. } else {
  1887. const SVGA3dSurfaceDesc *desc =
  1888. vmw_surface_get_desc(req->format);
  1889. if (desc->blockDesc == SVGA3DBLOCKDESC_NONE) {
  1890. VMW_DEBUG_USER("Invalid surface format.\n");
  1891. return -EINVAL;
  1892. }
  1893. }
  1894. if (req->autogen_filter != SVGA3D_TEX_FILTER_NONE)
  1895. return -EINVAL;
  1896. if (req->num_sizes != 1)
  1897. return -EINVAL;
  1898. if (req->sizes != NULL)
  1899. return -EINVAL;
  1900. user_srf = kzalloc(sizeof(*user_srf), GFP_KERNEL);
  1901. if (unlikely(!user_srf)) {
  1902. ret = -ENOMEM;
  1903. goto out_unlock;
  1904. }
  1905. *srf_out = &user_srf->srf;
  1906. srf = &user_srf->srf;
  1907. srf->metadata = *req;
  1908. srf->offsets = NULL;
  1909. metadata = &srf->metadata;
  1910. if (metadata->array_size)
  1911. num_layers = req->array_size;
  1912. else if (metadata->flags & SVGA3D_SURFACE_CUBEMAP)
  1913. num_layers = SVGA3D_MAX_SURFACE_FACES;
  1914. if (metadata->flags & SVGA3D_SURFACE_MULTISAMPLE)
  1915. sample_count = metadata->multisample_count;
  1916. srf->res.guest_memory_size =
  1917. vmw_surface_get_serialized_size_extended(
  1918. metadata->format,
  1919. metadata->base_size,
  1920. metadata->mip_levels[0],
  1921. num_layers,
  1922. sample_count);
  1923. if (metadata->flags & SVGA3D_SURFACE_BIND_STREAM_OUTPUT)
  1924. srf->res.guest_memory_size += sizeof(SVGA3dDXSOState);
  1925. /*
  1926. * Don't set SVGA3D_SURFACE_SCREENTARGET flag for a scanout surface with
  1927. * size greater than STDU max width/height. This is really a workaround
  1928. * to support creation of big framebuffer requested by some user-space
  1929. * for whole topology. That big framebuffer won't really be used for
  1930. * binding with screen target as during prepare_fb a separate surface is
  1931. * created so it's safe to ignore SVGA3D_SURFACE_SCREENTARGET flag.
  1932. */
  1933. if (dev_priv->active_display_unit == vmw_du_screen_target &&
  1934. metadata->scanout &&
  1935. metadata->base_size.width <= dev_priv->stdu_max_width &&
  1936. metadata->base_size.height <= dev_priv->stdu_max_height)
  1937. metadata->flags |= SVGA3D_SURFACE_SCREENTARGET;
  1938. /*
  1939. * From this point, the generic resource management functions
  1940. * destroy the object on failure.
  1941. */
  1942. ret = vmw_surface_init(dev_priv, srf, vmw_user_surface_free);
  1943. return ret;
  1944. out_unlock:
  1945. return ret;
  1946. }
  1947. static SVGA3dSurfaceFormat vmw_format_bpp_to_svga(struct vmw_private *vmw,
  1948. int bpp)
  1949. {
  1950. switch (bpp) {
  1951. case 8: /* DRM_FORMAT_C8 */
  1952. return SVGA3D_P8;
  1953. case 16: /* DRM_FORMAT_RGB565 */
  1954. return SVGA3D_R5G6B5;
  1955. case 32: /* DRM_FORMAT_XRGB8888 */
  1956. if (has_sm4_context(vmw))
  1957. return SVGA3D_B8G8R8X8_UNORM;
  1958. return SVGA3D_X8R8G8B8;
  1959. default:
  1960. drm_warn(&vmw->drm, "Unsupported format bpp: %d\n", bpp);
  1961. return SVGA3D_X8R8G8B8;
  1962. }
  1963. }
  1964. /**
  1965. * vmw_dumb_create - Create a dumb kms buffer
  1966. *
  1967. * @file_priv: Pointer to a struct drm_file identifying the caller.
  1968. * @dev: Pointer to the drm device.
  1969. * @args: Pointer to a struct drm_mode_create_dumb structure
  1970. * Return: Zero on success, negative error code on failure.
  1971. *
  1972. * This is a driver callback for the core drm create_dumb functionality.
  1973. * Note that this is very similar to the vmw_bo_alloc ioctl, except
  1974. * that the arguments have a different format.
  1975. */
  1976. int vmw_dumb_create(struct drm_file *file_priv,
  1977. struct drm_device *dev,
  1978. struct drm_mode_create_dumb *args)
  1979. {
  1980. struct vmw_private *dev_priv = vmw_priv(dev);
  1981. struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
  1982. struct vmw_bo *vbo = NULL;
  1983. struct vmw_resource *res = NULL;
  1984. union drm_vmw_gb_surface_create_ext_arg arg = { 0 };
  1985. struct drm_vmw_gb_surface_create_ext_req *req = &arg.req;
  1986. int ret;
  1987. struct drm_vmw_size drm_size = {
  1988. .width = args->width,
  1989. .height = args->height,
  1990. .depth = 1,
  1991. };
  1992. SVGA3dSurfaceFormat format = vmw_format_bpp_to_svga(dev_priv, args->bpp);
  1993. const struct SVGA3dSurfaceDesc *desc = vmw_surface_get_desc(format);
  1994. SVGA3dSurfaceAllFlags flags = SVGA3D_SURFACE_HINT_TEXTURE |
  1995. SVGA3D_SURFACE_HINT_RENDERTARGET |
  1996. SVGA3D_SURFACE_SCREENTARGET;
  1997. if (vmw_surface_is_dx_screen_target_format(format)) {
  1998. flags |= SVGA3D_SURFACE_BIND_SHADER_RESOURCE |
  1999. SVGA3D_SURFACE_BIND_RENDER_TARGET;
  2000. }
  2001. /*
  2002. * Without mob support we're just going to use raw memory buffer
  2003. * because we wouldn't be able to support full surface coherency
  2004. * without mobs. There also no reason to support surface coherency
  2005. * without 3d (i.e. gpu usage on the host) because then all the
  2006. * contents is going to be rendered guest side.
  2007. */
  2008. if (!dev_priv->has_mob || !vmw_supports_3d(dev_priv)) {
  2009. int cpp = DIV_ROUND_UP(args->bpp, 8);
  2010. switch (cpp) {
  2011. case 1: /* DRM_FORMAT_C8 */
  2012. case 2: /* DRM_FORMAT_RGB565 */
  2013. case 4: /* DRM_FORMAT_XRGB8888 */
  2014. break;
  2015. default:
  2016. /*
  2017. * Dumb buffers don't allow anything else.
  2018. * This is tested via IGT's dumb_buffers
  2019. */
  2020. return -EINVAL;
  2021. }
  2022. args->pitch = args->width * cpp;
  2023. args->size = ALIGN(args->pitch * args->height, PAGE_SIZE);
  2024. ret = vmw_gem_object_create_with_handle(dev_priv, file_priv,
  2025. args->size, &args->handle,
  2026. &vbo);
  2027. /* drop reference from allocate - handle holds it now */
  2028. drm_gem_object_put(&vbo->tbo.base);
  2029. return ret;
  2030. }
  2031. req->version = drm_vmw_gb_surface_v1;
  2032. req->multisample_pattern = SVGA3D_MS_PATTERN_NONE;
  2033. req->quality_level = SVGA3D_MS_QUALITY_NONE;
  2034. req->buffer_byte_stride = 0;
  2035. req->must_be_zero = 0;
  2036. req->base.svga3d_flags = SVGA3D_FLAGS_LOWER_32(flags);
  2037. req->svga3d_flags_upper_32_bits = SVGA3D_FLAGS_UPPER_32(flags);
  2038. req->base.format = (uint32_t)format;
  2039. req->base.drm_surface_flags = drm_vmw_surface_flag_scanout;
  2040. req->base.drm_surface_flags |= drm_vmw_surface_flag_shareable;
  2041. req->base.drm_surface_flags |= drm_vmw_surface_flag_create_buffer;
  2042. req->base.drm_surface_flags |= drm_vmw_surface_flag_coherent;
  2043. req->base.base_size.width = args->width;
  2044. req->base.base_size.height = args->height;
  2045. req->base.base_size.depth = 1;
  2046. req->base.array_size = 0;
  2047. req->base.mip_levels = 1;
  2048. req->base.multisample_count = 0;
  2049. req->base.buffer_handle = SVGA3D_INVALID_ID;
  2050. req->base.autogen_filter = SVGA3D_TEX_FILTER_NONE;
  2051. ret = vmw_gb_surface_define_ext_ioctl(dev, &arg, file_priv);
  2052. if (ret) {
  2053. drm_warn(dev, "Unable to create a dumb buffer\n");
  2054. return ret;
  2055. }
  2056. args->handle = arg.rep.buffer_handle;
  2057. args->size = arg.rep.buffer_size;
  2058. args->pitch = vmw_surface_calculate_pitch(desc, &drm_size);
  2059. ret = vmw_user_resource_lookup_handle(dev_priv, tfile, arg.rep.handle,
  2060. user_surface_converter,
  2061. &res);
  2062. if (ret) {
  2063. drm_err(dev, "Created resource handle doesn't exist!\n");
  2064. goto err;
  2065. }
  2066. vbo = res->guest_memory_bo;
  2067. vbo->is_dumb = true;
  2068. vbo->dumb_surface = vmw_res_to_srf(res);
  2069. drm_gem_object_put(&vbo->tbo.base);
  2070. /*
  2071. * Unset the user surface dtor since this in not actually exposed
  2072. * to userspace. The suface is owned via the dumb_buffer's GEM handle
  2073. */
  2074. struct vmw_user_surface *usurf = container_of(vbo->dumb_surface,
  2075. struct vmw_user_surface, srf);
  2076. usurf->prime.base.refcount_release = NULL;
  2077. err:
  2078. if (res)
  2079. vmw_resource_unreference(&res);
  2080. ttm_ref_object_base_unref(tfile, arg.rep.handle);
  2081. return ret;
  2082. }