idpf_vf_dev.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /* Copyright (C) 2023 Intel Corporation */
  3. #include "idpf.h"
  4. #include "idpf_lan_vf_regs.h"
  5. #include "idpf_virtchnl.h"
  6. #define IDPF_VF_ITR_IDX_SPACING 0x40
  7. /**
  8. * idpf_vf_ctlq_reg_init - initialize default mailbox registers
  9. * @cq: pointer to the array of create control queues
  10. */
  11. static void idpf_vf_ctlq_reg_init(struct idpf_ctlq_create_info *cq)
  12. {
  13. int i;
  14. for (i = 0; i < IDPF_NUM_DFLT_MBX_Q; i++) {
  15. struct idpf_ctlq_create_info *ccq = cq + i;
  16. switch (ccq->type) {
  17. case IDPF_CTLQ_TYPE_MAILBOX_TX:
  18. /* set head and tail registers in our local struct */
  19. ccq->reg.head = VF_ATQH;
  20. ccq->reg.tail = VF_ATQT;
  21. ccq->reg.len = VF_ATQLEN;
  22. ccq->reg.bah = VF_ATQBAH;
  23. ccq->reg.bal = VF_ATQBAL;
  24. ccq->reg.len_mask = VF_ATQLEN_ATQLEN_M;
  25. ccq->reg.len_ena_mask = VF_ATQLEN_ATQENABLE_M;
  26. ccq->reg.head_mask = VF_ATQH_ATQH_M;
  27. break;
  28. case IDPF_CTLQ_TYPE_MAILBOX_RX:
  29. /* set head and tail registers in our local struct */
  30. ccq->reg.head = VF_ARQH;
  31. ccq->reg.tail = VF_ARQT;
  32. ccq->reg.len = VF_ARQLEN;
  33. ccq->reg.bah = VF_ARQBAH;
  34. ccq->reg.bal = VF_ARQBAL;
  35. ccq->reg.len_mask = VF_ARQLEN_ARQLEN_M;
  36. ccq->reg.len_ena_mask = VF_ARQLEN_ARQENABLE_M;
  37. ccq->reg.head_mask = VF_ARQH_ARQH_M;
  38. break;
  39. default:
  40. break;
  41. }
  42. }
  43. }
  44. /**
  45. * idpf_vf_mb_intr_reg_init - Initialize the mailbox register
  46. * @adapter: adapter structure
  47. */
  48. static void idpf_vf_mb_intr_reg_init(struct idpf_adapter *adapter)
  49. {
  50. struct idpf_intr_reg *intr = &adapter->mb_vector.intr_reg;
  51. u32 dyn_ctl = le32_to_cpu(adapter->caps.mailbox_dyn_ctl);
  52. intr->dyn_ctl = idpf_get_reg_addr(adapter, dyn_ctl);
  53. intr->dyn_ctl_intena_m = VF_INT_DYN_CTL0_INTENA_M;
  54. intr->dyn_ctl_itridx_m = VF_INT_DYN_CTL0_ITR_INDX_M;
  55. intr->icr_ena = idpf_get_reg_addr(adapter, VF_INT_ICR0_ENA1);
  56. intr->icr_ena_ctlq_m = VF_INT_ICR0_ENA1_ADMINQ_M;
  57. }
  58. /**
  59. * idpf_vf_intr_reg_init - Initialize interrupt registers
  60. * @vport: virtual port structure
  61. */
  62. static int idpf_vf_intr_reg_init(struct idpf_vport *vport)
  63. {
  64. struct idpf_adapter *adapter = vport->adapter;
  65. int num_vecs = vport->num_q_vectors;
  66. struct idpf_vec_regs *reg_vals;
  67. int num_regs, i, err = 0;
  68. u32 rx_itr, tx_itr;
  69. u16 total_vecs;
  70. total_vecs = idpf_get_reserved_vecs(vport->adapter);
  71. reg_vals = kcalloc(total_vecs, sizeof(struct idpf_vec_regs),
  72. GFP_KERNEL);
  73. if (!reg_vals)
  74. return -ENOMEM;
  75. num_regs = idpf_get_reg_intr_vecs(vport, reg_vals);
  76. if (num_regs < num_vecs) {
  77. err = -EINVAL;
  78. goto free_reg_vals;
  79. }
  80. for (i = 0; i < num_vecs; i++) {
  81. struct idpf_q_vector *q_vector = &vport->q_vectors[i];
  82. u16 vec_id = vport->q_vector_idxs[i] - IDPF_MBX_Q_VEC;
  83. struct idpf_intr_reg *intr = &q_vector->intr_reg;
  84. u32 spacing;
  85. intr->dyn_ctl = idpf_get_reg_addr(adapter,
  86. reg_vals[vec_id].dyn_ctl_reg);
  87. intr->dyn_ctl_intena_m = VF_INT_DYN_CTLN_INTENA_M;
  88. intr->dyn_ctl_intena_msk_m = VF_INT_DYN_CTLN_INTENA_MSK_M;
  89. intr->dyn_ctl_itridx_s = VF_INT_DYN_CTLN_ITR_INDX_S;
  90. intr->dyn_ctl_intrvl_s = VF_INT_DYN_CTLN_INTERVAL_S;
  91. intr->dyn_ctl_wb_on_itr_m = VF_INT_DYN_CTLN_WB_ON_ITR_M;
  92. spacing = IDPF_ITR_IDX_SPACING(reg_vals[vec_id].itrn_index_spacing,
  93. IDPF_VF_ITR_IDX_SPACING);
  94. rx_itr = VF_INT_ITRN_ADDR(VIRTCHNL2_ITR_IDX_0,
  95. reg_vals[vec_id].itrn_reg,
  96. spacing);
  97. tx_itr = VF_INT_ITRN_ADDR(VIRTCHNL2_ITR_IDX_1,
  98. reg_vals[vec_id].itrn_reg,
  99. spacing);
  100. intr->rx_itr = idpf_get_reg_addr(adapter, rx_itr);
  101. intr->tx_itr = idpf_get_reg_addr(adapter, tx_itr);
  102. }
  103. free_reg_vals:
  104. kfree(reg_vals);
  105. return err;
  106. }
  107. /**
  108. * idpf_vf_reset_reg_init - Initialize reset registers
  109. * @adapter: Driver specific private structure
  110. */
  111. static void idpf_vf_reset_reg_init(struct idpf_adapter *adapter)
  112. {
  113. adapter->reset_reg.rstat = idpf_get_reg_addr(adapter, VFGEN_RSTAT);
  114. adapter->reset_reg.rstat_m = VFGEN_RSTAT_VFR_STATE_M;
  115. }
  116. /**
  117. * idpf_vf_trigger_reset - trigger reset
  118. * @adapter: Driver specific private structure
  119. * @trig_cause: Reason to trigger a reset
  120. */
  121. static void idpf_vf_trigger_reset(struct idpf_adapter *adapter,
  122. enum idpf_flags trig_cause)
  123. {
  124. /* Do not send VIRTCHNL2_OP_RESET_VF message on driver unload */
  125. if (trig_cause == IDPF_HR_FUNC_RESET &&
  126. !test_bit(IDPF_REMOVE_IN_PROG, adapter->flags))
  127. idpf_send_mb_msg(adapter, VIRTCHNL2_OP_RESET_VF, 0, NULL, 0);
  128. }
  129. /**
  130. * idpf_vf_reg_ops_init - Initialize register API function pointers
  131. * @adapter: Driver specific private structure
  132. */
  133. static void idpf_vf_reg_ops_init(struct idpf_adapter *adapter)
  134. {
  135. adapter->dev_ops.reg_ops.ctlq_reg_init = idpf_vf_ctlq_reg_init;
  136. adapter->dev_ops.reg_ops.intr_reg_init = idpf_vf_intr_reg_init;
  137. adapter->dev_ops.reg_ops.mb_intr_reg_init = idpf_vf_mb_intr_reg_init;
  138. adapter->dev_ops.reg_ops.reset_reg_init = idpf_vf_reset_reg_init;
  139. adapter->dev_ops.reg_ops.trigger_reset = idpf_vf_trigger_reset;
  140. }
  141. /**
  142. * idpf_vf_dev_ops_init - Initialize device API function pointers
  143. * @adapter: Driver specific private structure
  144. */
  145. void idpf_vf_dev_ops_init(struct idpf_adapter *adapter)
  146. {
  147. idpf_vf_reg_ops_init(adapter);
  148. }