mcdi.c 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /****************************************************************************
  3. * Driver for Solarflare network controllers and boards
  4. * Copyright 2008-2013 Solarflare Communications Inc.
  5. */
  6. #include <linux/delay.h>
  7. #include <linux/moduleparam.h>
  8. #include <linux/atomic.h>
  9. #include "net_driver.h"
  10. #include "nic.h"
  11. #include "io.h"
  12. #include "mcdi_pcol.h"
  13. /**************************************************************************
  14. *
  15. * Management-Controller-to-Driver Interface
  16. *
  17. **************************************************************************
  18. */
  19. #define MCDI_RPC_TIMEOUT (10 * HZ)
  20. /* A reboot/assertion causes the MCDI status word to be set after the
  21. * command word is set or a REBOOT event is sent. If we notice a reboot
  22. * via these mechanisms then wait 250ms for the status word to be set.
  23. */
  24. #define MCDI_STATUS_DELAY_US 100
  25. #define MCDI_STATUS_DELAY_COUNT 2500
  26. #define MCDI_STATUS_SLEEP_MS \
  27. (MCDI_STATUS_DELAY_US * MCDI_STATUS_DELAY_COUNT / 1000)
  28. #define SEQ_MASK \
  29. EFX_MASK32(EFX_WIDTH(MCDI_HEADER_SEQ))
  30. struct efx_mcdi_async_param {
  31. struct list_head list;
  32. unsigned int cmd;
  33. size_t inlen;
  34. size_t outlen;
  35. bool quiet;
  36. efx_mcdi_async_completer *complete;
  37. unsigned long cookie;
  38. /* followed by request/response buffer */
  39. };
  40. static void efx_mcdi_timeout_async(struct timer_list *t);
  41. static int efx_mcdi_drv_attach(struct efx_nic *efx, bool driver_operating,
  42. bool *was_attached_out);
  43. static bool efx_mcdi_poll_once(struct efx_nic *efx);
  44. static void efx_mcdi_abandon(struct efx_nic *efx);
  45. #ifdef CONFIG_SFC_MCDI_LOGGING
  46. static bool mcdi_logging_default;
  47. module_param(mcdi_logging_default, bool, 0644);
  48. MODULE_PARM_DESC(mcdi_logging_default,
  49. "Enable MCDI logging on newly-probed functions");
  50. #endif
  51. int efx_mcdi_init(struct efx_nic *efx)
  52. {
  53. struct efx_mcdi_iface *mcdi;
  54. bool already_attached;
  55. int rc = -ENOMEM;
  56. efx->mcdi = kzalloc(sizeof(*efx->mcdi), GFP_KERNEL);
  57. if (!efx->mcdi)
  58. goto fail;
  59. mcdi = efx_mcdi(efx);
  60. mcdi->efx = efx;
  61. #ifdef CONFIG_SFC_MCDI_LOGGING
  62. /* consuming code assumes buffer is page-sized */
  63. mcdi->logging_buffer = (char *)__get_free_page(GFP_KERNEL);
  64. if (!mcdi->logging_buffer)
  65. goto fail1;
  66. mcdi->logging_enabled = mcdi_logging_default;
  67. #endif
  68. init_waitqueue_head(&mcdi->wq);
  69. init_waitqueue_head(&mcdi->proxy_rx_wq);
  70. spin_lock_init(&mcdi->iface_lock);
  71. mcdi->state = MCDI_STATE_QUIESCENT;
  72. mcdi->mode = MCDI_MODE_POLL;
  73. spin_lock_init(&mcdi->async_lock);
  74. INIT_LIST_HEAD(&mcdi->async_list);
  75. timer_setup(&mcdi->async_timer, efx_mcdi_timeout_async, 0);
  76. (void) efx_mcdi_poll_reboot(efx);
  77. mcdi->new_epoch = true;
  78. /* Recover from a failed assertion before probing */
  79. rc = efx_mcdi_handle_assertion(efx);
  80. if (rc)
  81. goto fail2;
  82. /* Let the MC (and BMC, if this is a LOM) know that the driver
  83. * is loaded. We should do this before we reset the NIC.
  84. */
  85. rc = efx_mcdi_drv_attach(efx, true, &already_attached);
  86. if (rc) {
  87. pci_err(efx->pci_dev, "Unable to register driver with MCPU\n");
  88. goto fail2;
  89. }
  90. if (already_attached)
  91. /* Not a fatal error */
  92. pci_err(efx->pci_dev, "Host already registered with MCPU\n");
  93. if (efx->mcdi->fn_flags &
  94. (1 << MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_PRIMARY))
  95. efx->primary = efx;
  96. return 0;
  97. fail2:
  98. #ifdef CONFIG_SFC_MCDI_LOGGING
  99. free_page((unsigned long)mcdi->logging_buffer);
  100. fail1:
  101. #endif
  102. kfree(efx->mcdi);
  103. efx->mcdi = NULL;
  104. fail:
  105. return rc;
  106. }
  107. void efx_mcdi_detach(struct efx_nic *efx)
  108. {
  109. if (!efx->mcdi)
  110. return;
  111. BUG_ON(efx->mcdi->iface.state != MCDI_STATE_QUIESCENT);
  112. /* Relinquish the device (back to the BMC, if this is a LOM) */
  113. efx_mcdi_drv_attach(efx, false, NULL);
  114. }
  115. void efx_mcdi_fini(struct efx_nic *efx)
  116. {
  117. if (!efx->mcdi)
  118. return;
  119. #ifdef CONFIG_SFC_MCDI_LOGGING
  120. free_page((unsigned long)efx->mcdi->iface.logging_buffer);
  121. #endif
  122. kfree(efx->mcdi);
  123. }
  124. static void efx_mcdi_send_request(struct efx_nic *efx, unsigned cmd,
  125. const efx_dword_t *inbuf, size_t inlen)
  126. {
  127. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  128. #ifdef CONFIG_SFC_MCDI_LOGGING
  129. char *buf = mcdi->logging_buffer; /* page-sized */
  130. #endif
  131. efx_dword_t hdr[2];
  132. size_t hdr_len;
  133. u32 xflags, seqno;
  134. BUG_ON(mcdi->state == MCDI_STATE_QUIESCENT);
  135. /* Serialise with efx_mcdi_ev_cpl() and efx_mcdi_ev_death() */
  136. spin_lock_bh(&mcdi->iface_lock);
  137. ++mcdi->seqno;
  138. seqno = mcdi->seqno & SEQ_MASK;
  139. spin_unlock_bh(&mcdi->iface_lock);
  140. xflags = 0;
  141. if (mcdi->mode == MCDI_MODE_EVENTS)
  142. xflags |= MCDI_HEADER_XFLAGS_EVREQ;
  143. if (efx->type->mcdi_max_ver == 1) {
  144. /* MCDI v1 */
  145. EFX_POPULATE_DWORD_7(hdr[0],
  146. MCDI_HEADER_RESPONSE, 0,
  147. MCDI_HEADER_RESYNC, 1,
  148. MCDI_HEADER_CODE, cmd,
  149. MCDI_HEADER_DATALEN, inlen,
  150. MCDI_HEADER_SEQ, seqno,
  151. MCDI_HEADER_XFLAGS, xflags,
  152. MCDI_HEADER_NOT_EPOCH, !mcdi->new_epoch);
  153. hdr_len = 4;
  154. } else {
  155. /* MCDI v2 */
  156. BUG_ON(inlen > MCDI_CTL_SDU_LEN_MAX_V2);
  157. EFX_POPULATE_DWORD_7(hdr[0],
  158. MCDI_HEADER_RESPONSE, 0,
  159. MCDI_HEADER_RESYNC, 1,
  160. MCDI_HEADER_CODE, MC_CMD_V2_EXTN,
  161. MCDI_HEADER_DATALEN, 0,
  162. MCDI_HEADER_SEQ, seqno,
  163. MCDI_HEADER_XFLAGS, xflags,
  164. MCDI_HEADER_NOT_EPOCH, !mcdi->new_epoch);
  165. EFX_POPULATE_DWORD_2(hdr[1],
  166. MC_CMD_V2_EXTN_IN_EXTENDED_CMD, cmd,
  167. MC_CMD_V2_EXTN_IN_ACTUAL_LEN, inlen);
  168. hdr_len = 8;
  169. }
  170. #ifdef CONFIG_SFC_MCDI_LOGGING
  171. if (mcdi->logging_enabled && !WARN_ON_ONCE(!buf)) {
  172. int bytes = 0;
  173. int i;
  174. /* Lengths should always be a whole number of dwords, so scream
  175. * if they're not.
  176. */
  177. WARN_ON_ONCE(hdr_len % 4);
  178. WARN_ON_ONCE(inlen % 4);
  179. /* We own the logging buffer, as only one MCDI can be in
  180. * progress on a NIC at any one time. So no need for locking.
  181. */
  182. for (i = 0; i < hdr_len / 4 && bytes < PAGE_SIZE; i++)
  183. bytes += scnprintf(buf + bytes, PAGE_SIZE - bytes,
  184. " %08x",
  185. le32_to_cpu(hdr[i].u32[0]));
  186. for (i = 0; i < inlen / 4 && bytes < PAGE_SIZE; i++)
  187. bytes += scnprintf(buf + bytes, PAGE_SIZE - bytes,
  188. " %08x",
  189. le32_to_cpu(inbuf[i].u32[0]));
  190. netif_info(efx, hw, efx->net_dev, "MCDI RPC REQ:%s\n", buf);
  191. }
  192. #endif
  193. efx->type->mcdi_request(efx, hdr, hdr_len, inbuf, inlen);
  194. mcdi->new_epoch = false;
  195. }
  196. static int efx_mcdi_errno(unsigned int mcdi_err)
  197. {
  198. switch (mcdi_err) {
  199. case 0:
  200. return 0;
  201. #define TRANSLATE_ERROR(name) \
  202. case MC_CMD_ERR_ ## name: \
  203. return -name;
  204. TRANSLATE_ERROR(EPERM);
  205. TRANSLATE_ERROR(ENOENT);
  206. TRANSLATE_ERROR(EINTR);
  207. TRANSLATE_ERROR(EAGAIN);
  208. TRANSLATE_ERROR(EACCES);
  209. TRANSLATE_ERROR(EBUSY);
  210. TRANSLATE_ERROR(EINVAL);
  211. TRANSLATE_ERROR(EDEADLK);
  212. TRANSLATE_ERROR(ENOSYS);
  213. TRANSLATE_ERROR(ETIME);
  214. TRANSLATE_ERROR(EALREADY);
  215. TRANSLATE_ERROR(ENOSPC);
  216. #undef TRANSLATE_ERROR
  217. case MC_CMD_ERR_ENOTSUP:
  218. return -EOPNOTSUPP;
  219. case MC_CMD_ERR_ALLOC_FAIL:
  220. return -ENOBUFS;
  221. case MC_CMD_ERR_MAC_EXIST:
  222. return -EADDRINUSE;
  223. default:
  224. return -EPROTO;
  225. }
  226. }
  227. static void efx_mcdi_read_response_header(struct efx_nic *efx)
  228. {
  229. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  230. unsigned int respseq, respcmd, error;
  231. #ifdef CONFIG_SFC_MCDI_LOGGING
  232. char *buf = mcdi->logging_buffer; /* page-sized */
  233. #endif
  234. efx_dword_t hdr;
  235. efx->type->mcdi_read_response(efx, &hdr, 0, 4);
  236. respseq = EFX_DWORD_FIELD(hdr, MCDI_HEADER_SEQ);
  237. respcmd = EFX_DWORD_FIELD(hdr, MCDI_HEADER_CODE);
  238. error = EFX_DWORD_FIELD(hdr, MCDI_HEADER_ERROR);
  239. if (respcmd != MC_CMD_V2_EXTN) {
  240. mcdi->resp_hdr_len = 4;
  241. mcdi->resp_data_len = EFX_DWORD_FIELD(hdr, MCDI_HEADER_DATALEN);
  242. } else {
  243. efx->type->mcdi_read_response(efx, &hdr, 4, 4);
  244. mcdi->resp_hdr_len = 8;
  245. mcdi->resp_data_len =
  246. EFX_DWORD_FIELD(hdr, MC_CMD_V2_EXTN_IN_ACTUAL_LEN);
  247. }
  248. #ifdef CONFIG_SFC_MCDI_LOGGING
  249. if (mcdi->logging_enabled && !WARN_ON_ONCE(!buf)) {
  250. size_t hdr_len, data_len;
  251. int bytes = 0;
  252. int i;
  253. WARN_ON_ONCE(mcdi->resp_hdr_len % 4);
  254. hdr_len = mcdi->resp_hdr_len / 4;
  255. /* MCDI_DECLARE_BUF ensures that underlying buffer is padded
  256. * to dword size, and the MCDI buffer is always dword size
  257. */
  258. data_len = DIV_ROUND_UP(mcdi->resp_data_len, 4);
  259. /* We own the logging buffer, as only one MCDI can be in
  260. * progress on a NIC at any one time. So no need for locking.
  261. */
  262. for (i = 0; i < hdr_len && bytes < PAGE_SIZE; i++) {
  263. efx->type->mcdi_read_response(efx, &hdr, (i * 4), 4);
  264. bytes += scnprintf(buf + bytes, PAGE_SIZE - bytes,
  265. " %08x", le32_to_cpu(hdr.u32[0]));
  266. }
  267. for (i = 0; i < data_len && bytes < PAGE_SIZE; i++) {
  268. efx->type->mcdi_read_response(efx, &hdr,
  269. mcdi->resp_hdr_len + (i * 4), 4);
  270. bytes += scnprintf(buf + bytes, PAGE_SIZE - bytes,
  271. " %08x", le32_to_cpu(hdr.u32[0]));
  272. }
  273. netif_info(efx, hw, efx->net_dev, "MCDI RPC RESP:%s\n", buf);
  274. }
  275. #endif
  276. mcdi->resprc_raw = 0;
  277. if (error && mcdi->resp_data_len == 0) {
  278. netif_err(efx, hw, efx->net_dev, "MC rebooted\n");
  279. mcdi->resprc = -EIO;
  280. } else if ((respseq ^ mcdi->seqno) & SEQ_MASK) {
  281. netif_err(efx, hw, efx->net_dev,
  282. "MC response mismatch tx seq 0x%x rx seq 0x%x\n",
  283. respseq, mcdi->seqno);
  284. mcdi->resprc = -EIO;
  285. } else if (error) {
  286. efx->type->mcdi_read_response(efx, &hdr, mcdi->resp_hdr_len, 4);
  287. mcdi->resprc_raw = EFX_DWORD_FIELD(hdr, EFX_DWORD_0);
  288. mcdi->resprc = efx_mcdi_errno(mcdi->resprc_raw);
  289. } else {
  290. mcdi->resprc = 0;
  291. }
  292. }
  293. static bool efx_mcdi_poll_once(struct efx_nic *efx)
  294. {
  295. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  296. rmb();
  297. if (!efx->type->mcdi_poll_response(efx))
  298. return false;
  299. spin_lock_bh(&mcdi->iface_lock);
  300. efx_mcdi_read_response_header(efx);
  301. spin_unlock_bh(&mcdi->iface_lock);
  302. return true;
  303. }
  304. static int efx_mcdi_poll(struct efx_nic *efx)
  305. {
  306. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  307. unsigned long time, finish;
  308. unsigned int spins;
  309. int rc;
  310. /* Check for a reboot atomically with respect to efx_mcdi_copyout() */
  311. rc = efx_mcdi_poll_reboot(efx);
  312. if (rc) {
  313. spin_lock_bh(&mcdi->iface_lock);
  314. mcdi->resprc = rc;
  315. mcdi->resp_hdr_len = 0;
  316. mcdi->resp_data_len = 0;
  317. spin_unlock_bh(&mcdi->iface_lock);
  318. return 0;
  319. }
  320. /* Poll for completion. Poll quickly (once a us) for the 1st jiffy,
  321. * because generally mcdi responses are fast. After that, back off
  322. * and poll once a jiffy (approximately)
  323. */
  324. spins = USER_TICK_USEC;
  325. finish = jiffies + MCDI_RPC_TIMEOUT;
  326. while (1) {
  327. if (spins != 0) {
  328. --spins;
  329. udelay(1);
  330. } else {
  331. schedule_timeout_uninterruptible(1);
  332. }
  333. time = jiffies;
  334. if (efx_mcdi_poll_once(efx))
  335. break;
  336. if (time_after(time, finish))
  337. return -ETIMEDOUT;
  338. }
  339. /* Return rc=0 like wait_event_timeout() */
  340. return 0;
  341. }
  342. /* Test and clear MC-rebooted flag for this port/function; reset
  343. * software state as necessary.
  344. */
  345. int efx_mcdi_poll_reboot(struct efx_nic *efx)
  346. {
  347. if (!efx->mcdi)
  348. return 0;
  349. return efx->type->mcdi_poll_reboot(efx);
  350. }
  351. static bool efx_mcdi_acquire_async(struct efx_mcdi_iface *mcdi)
  352. {
  353. return cmpxchg(&mcdi->state,
  354. MCDI_STATE_QUIESCENT, MCDI_STATE_RUNNING_ASYNC) ==
  355. MCDI_STATE_QUIESCENT;
  356. }
  357. static void efx_mcdi_acquire_sync(struct efx_mcdi_iface *mcdi)
  358. {
  359. /* Wait until the interface becomes QUIESCENT and we win the race
  360. * to mark it RUNNING_SYNC.
  361. */
  362. wait_event(mcdi->wq,
  363. cmpxchg(&mcdi->state,
  364. MCDI_STATE_QUIESCENT, MCDI_STATE_RUNNING_SYNC) ==
  365. MCDI_STATE_QUIESCENT);
  366. }
  367. static int efx_mcdi_await_completion(struct efx_nic *efx)
  368. {
  369. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  370. if (wait_event_timeout(mcdi->wq, mcdi->state == MCDI_STATE_COMPLETED,
  371. MCDI_RPC_TIMEOUT) == 0)
  372. return -ETIMEDOUT;
  373. /* Check if efx_mcdi_set_mode() switched us back to polled completions.
  374. * In which case, poll for completions directly. If efx_mcdi_ev_cpl()
  375. * completed the request first, then we'll just end up completing the
  376. * request again, which is safe.
  377. *
  378. * We need an smp_rmb() to synchronise with efx_mcdi_mode_poll(), which
  379. * wait_event_timeout() implicitly provides.
  380. */
  381. if (mcdi->mode == MCDI_MODE_POLL)
  382. return efx_mcdi_poll(efx);
  383. return 0;
  384. }
  385. /* If the interface is RUNNING_SYNC, switch to COMPLETED and wake the
  386. * requester. Return whether this was done. Does not take any locks.
  387. */
  388. static bool efx_mcdi_complete_sync(struct efx_mcdi_iface *mcdi)
  389. {
  390. if (cmpxchg(&mcdi->state,
  391. MCDI_STATE_RUNNING_SYNC, MCDI_STATE_COMPLETED) ==
  392. MCDI_STATE_RUNNING_SYNC) {
  393. wake_up(&mcdi->wq);
  394. return true;
  395. }
  396. return false;
  397. }
  398. static void efx_mcdi_release(struct efx_mcdi_iface *mcdi)
  399. {
  400. if (mcdi->mode == MCDI_MODE_EVENTS) {
  401. struct efx_mcdi_async_param *async;
  402. struct efx_nic *efx = mcdi->efx;
  403. /* Process the asynchronous request queue */
  404. spin_lock_bh(&mcdi->async_lock);
  405. async = list_first_entry_or_null(
  406. &mcdi->async_list, struct efx_mcdi_async_param, list);
  407. if (async) {
  408. mcdi->state = MCDI_STATE_RUNNING_ASYNC;
  409. efx_mcdi_send_request(efx, async->cmd,
  410. (const efx_dword_t *)(async + 1),
  411. async->inlen);
  412. mod_timer(&mcdi->async_timer,
  413. jiffies + MCDI_RPC_TIMEOUT);
  414. }
  415. spin_unlock_bh(&mcdi->async_lock);
  416. if (async)
  417. return;
  418. }
  419. mcdi->state = MCDI_STATE_QUIESCENT;
  420. wake_up(&mcdi->wq);
  421. }
  422. /* If the interface is RUNNING_ASYNC, switch to COMPLETED, call the
  423. * asynchronous completion function, and release the interface.
  424. * Return whether this was done. Must be called in bh-disabled
  425. * context. Will take iface_lock and async_lock.
  426. */
  427. static bool efx_mcdi_complete_async(struct efx_mcdi_iface *mcdi, bool timeout)
  428. {
  429. struct efx_nic *efx = mcdi->efx;
  430. struct efx_mcdi_async_param *async;
  431. size_t hdr_len, data_len, err_len;
  432. efx_dword_t *outbuf;
  433. MCDI_DECLARE_BUF_ERR(errbuf);
  434. int rc;
  435. if (cmpxchg(&mcdi->state,
  436. MCDI_STATE_RUNNING_ASYNC, MCDI_STATE_COMPLETED) !=
  437. MCDI_STATE_RUNNING_ASYNC)
  438. return false;
  439. spin_lock(&mcdi->iface_lock);
  440. if (timeout) {
  441. /* Ensure that if the completion event arrives later,
  442. * the seqno check in efx_mcdi_ev_cpl() will fail
  443. */
  444. ++mcdi->seqno;
  445. ++mcdi->credits;
  446. rc = -ETIMEDOUT;
  447. hdr_len = 0;
  448. data_len = 0;
  449. } else {
  450. rc = mcdi->resprc;
  451. hdr_len = mcdi->resp_hdr_len;
  452. data_len = mcdi->resp_data_len;
  453. }
  454. spin_unlock(&mcdi->iface_lock);
  455. /* Stop the timer. In case the timer function is running, we
  456. * must wait for it to return so that there is no possibility
  457. * of it aborting the next request.
  458. */
  459. if (!timeout)
  460. del_timer_sync(&mcdi->async_timer);
  461. spin_lock(&mcdi->async_lock);
  462. async = list_first_entry(&mcdi->async_list,
  463. struct efx_mcdi_async_param, list);
  464. list_del(&async->list);
  465. spin_unlock(&mcdi->async_lock);
  466. outbuf = (efx_dword_t *)(async + 1);
  467. efx->type->mcdi_read_response(efx, outbuf, hdr_len,
  468. min(async->outlen, data_len));
  469. if (!timeout && rc && !async->quiet) {
  470. err_len = min(sizeof(errbuf), data_len);
  471. efx->type->mcdi_read_response(efx, errbuf, hdr_len,
  472. sizeof(errbuf));
  473. efx_mcdi_display_error(efx, async->cmd, async->inlen, errbuf,
  474. err_len, rc);
  475. }
  476. if (async->complete)
  477. async->complete(efx, async->cookie, rc, outbuf,
  478. min(async->outlen, data_len));
  479. kfree(async);
  480. efx_mcdi_release(mcdi);
  481. return true;
  482. }
  483. static void efx_mcdi_ev_cpl(struct efx_nic *efx, unsigned int seqno,
  484. unsigned int datalen, unsigned int mcdi_err)
  485. {
  486. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  487. bool wake = false;
  488. spin_lock(&mcdi->iface_lock);
  489. if ((seqno ^ mcdi->seqno) & SEQ_MASK) {
  490. if (mcdi->credits)
  491. /* The request has been cancelled */
  492. --mcdi->credits;
  493. else
  494. netif_err(efx, hw, efx->net_dev,
  495. "MC response mismatch tx seq 0x%x rx "
  496. "seq 0x%x\n", seqno, mcdi->seqno);
  497. } else {
  498. if (efx->type->mcdi_max_ver >= 2) {
  499. /* MCDI v2 responses don't fit in an event */
  500. efx_mcdi_read_response_header(efx);
  501. } else {
  502. mcdi->resprc = efx_mcdi_errno(mcdi_err);
  503. mcdi->resp_hdr_len = 4;
  504. mcdi->resp_data_len = datalen;
  505. }
  506. wake = true;
  507. }
  508. spin_unlock(&mcdi->iface_lock);
  509. if (wake) {
  510. if (!efx_mcdi_complete_async(mcdi, false))
  511. (void) efx_mcdi_complete_sync(mcdi);
  512. /* If the interface isn't RUNNING_ASYNC or
  513. * RUNNING_SYNC then we've received a duplicate
  514. * completion after we've already transitioned back to
  515. * QUIESCENT. [A subsequent invocation would increment
  516. * seqno, so would have failed the seqno check].
  517. */
  518. }
  519. }
  520. static void efx_mcdi_timeout_async(struct timer_list *t)
  521. {
  522. struct efx_mcdi_iface *mcdi = from_timer(mcdi, t, async_timer);
  523. efx_mcdi_complete_async(mcdi, true);
  524. }
  525. static int
  526. efx_mcdi_check_supported(struct efx_nic *efx, unsigned int cmd, size_t inlen)
  527. {
  528. if (efx->type->mcdi_max_ver < 0 ||
  529. (efx->type->mcdi_max_ver < 2 &&
  530. cmd > MC_CMD_CMD_SPACE_ESCAPE_7))
  531. return -EINVAL;
  532. if (inlen > MCDI_CTL_SDU_LEN_MAX_V2 ||
  533. (efx->type->mcdi_max_ver < 2 &&
  534. inlen > MCDI_CTL_SDU_LEN_MAX_V1))
  535. return -EMSGSIZE;
  536. return 0;
  537. }
  538. static bool efx_mcdi_get_proxy_handle(struct efx_nic *efx,
  539. size_t hdr_len, size_t data_len,
  540. u32 *proxy_handle)
  541. {
  542. MCDI_DECLARE_BUF_ERR(testbuf);
  543. const size_t buflen = sizeof(testbuf);
  544. if (!proxy_handle || data_len < buflen)
  545. return false;
  546. efx->type->mcdi_read_response(efx, testbuf, hdr_len, buflen);
  547. if (MCDI_DWORD(testbuf, ERR_CODE) == MC_CMD_ERR_PROXY_PENDING) {
  548. *proxy_handle = MCDI_DWORD(testbuf, ERR_PROXY_PENDING_HANDLE);
  549. return true;
  550. }
  551. return false;
  552. }
  553. static int _efx_mcdi_rpc_finish(struct efx_nic *efx, unsigned int cmd,
  554. size_t inlen,
  555. efx_dword_t *outbuf, size_t outlen,
  556. size_t *outlen_actual, bool quiet,
  557. u32 *proxy_handle, int *raw_rc)
  558. {
  559. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  560. MCDI_DECLARE_BUF_ERR(errbuf);
  561. int rc;
  562. if (mcdi->mode == MCDI_MODE_POLL)
  563. rc = efx_mcdi_poll(efx);
  564. else
  565. rc = efx_mcdi_await_completion(efx);
  566. if (rc != 0) {
  567. netif_err(efx, hw, efx->net_dev,
  568. "MC command 0x%x inlen %d mode %d timed out\n",
  569. cmd, (int)inlen, mcdi->mode);
  570. if (mcdi->mode == MCDI_MODE_EVENTS && efx_mcdi_poll_once(efx)) {
  571. netif_err(efx, hw, efx->net_dev,
  572. "MCDI request was completed without an event\n");
  573. rc = 0;
  574. }
  575. efx_mcdi_abandon(efx);
  576. /* Close the race with efx_mcdi_ev_cpl() executing just too late
  577. * and completing a request we've just cancelled, by ensuring
  578. * that the seqno check therein fails.
  579. */
  580. spin_lock_bh(&mcdi->iface_lock);
  581. ++mcdi->seqno;
  582. ++mcdi->credits;
  583. spin_unlock_bh(&mcdi->iface_lock);
  584. }
  585. if (proxy_handle)
  586. *proxy_handle = 0;
  587. if (rc != 0) {
  588. if (outlen_actual)
  589. *outlen_actual = 0;
  590. } else {
  591. size_t hdr_len, data_len, err_len;
  592. /* At the very least we need a memory barrier here to ensure
  593. * we pick up changes from efx_mcdi_ev_cpl(). Protect against
  594. * a spurious efx_mcdi_ev_cpl() running concurrently by
  595. * acquiring the iface_lock. */
  596. spin_lock_bh(&mcdi->iface_lock);
  597. rc = mcdi->resprc;
  598. if (raw_rc)
  599. *raw_rc = mcdi->resprc_raw;
  600. hdr_len = mcdi->resp_hdr_len;
  601. data_len = mcdi->resp_data_len;
  602. err_len = min(sizeof(errbuf), data_len);
  603. spin_unlock_bh(&mcdi->iface_lock);
  604. BUG_ON(rc > 0);
  605. efx->type->mcdi_read_response(efx, outbuf, hdr_len,
  606. min(outlen, data_len));
  607. if (outlen_actual)
  608. *outlen_actual = data_len;
  609. efx->type->mcdi_read_response(efx, errbuf, hdr_len, err_len);
  610. if (cmd == MC_CMD_REBOOT && rc == -EIO) {
  611. /* Don't reset if MC_CMD_REBOOT returns EIO */
  612. } else if (rc == -EIO || rc == -EINTR) {
  613. netif_err(efx, hw, efx->net_dev, "MC reboot detected\n");
  614. netif_dbg(efx, hw, efx->net_dev, "MC rebooted during command %d rc %d\n",
  615. cmd, -rc);
  616. if (efx->type->mcdi_reboot_detected)
  617. efx->type->mcdi_reboot_detected(efx);
  618. efx_schedule_reset(efx, RESET_TYPE_MC_FAILURE);
  619. } else if (proxy_handle && (rc == -EPROTO) &&
  620. efx_mcdi_get_proxy_handle(efx, hdr_len, data_len,
  621. proxy_handle)) {
  622. mcdi->proxy_rx_status = 0;
  623. mcdi->proxy_rx_handle = 0;
  624. mcdi->state = MCDI_STATE_PROXY_WAIT;
  625. } else if (rc && !quiet) {
  626. efx_mcdi_display_error(efx, cmd, inlen, errbuf, err_len,
  627. rc);
  628. }
  629. if (rc == -EIO || rc == -EINTR) {
  630. msleep(MCDI_STATUS_SLEEP_MS);
  631. efx_mcdi_poll_reboot(efx);
  632. mcdi->new_epoch = true;
  633. }
  634. }
  635. if (!proxy_handle || !*proxy_handle)
  636. efx_mcdi_release(mcdi);
  637. return rc;
  638. }
  639. static void efx_mcdi_proxy_abort(struct efx_mcdi_iface *mcdi)
  640. {
  641. if (mcdi->state == MCDI_STATE_PROXY_WAIT) {
  642. /* Interrupt the proxy wait. */
  643. mcdi->proxy_rx_status = -EINTR;
  644. wake_up(&mcdi->proxy_rx_wq);
  645. }
  646. }
  647. static void efx_mcdi_ev_proxy_response(struct efx_nic *efx,
  648. u32 handle, int status)
  649. {
  650. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  651. WARN_ON(mcdi->state != MCDI_STATE_PROXY_WAIT);
  652. mcdi->proxy_rx_status = efx_mcdi_errno(status);
  653. /* Ensure the status is written before we update the handle, since the
  654. * latter is used to check if we've finished.
  655. */
  656. wmb();
  657. mcdi->proxy_rx_handle = handle;
  658. wake_up(&mcdi->proxy_rx_wq);
  659. }
  660. static int efx_mcdi_proxy_wait(struct efx_nic *efx, u32 handle, bool quiet)
  661. {
  662. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  663. int rc;
  664. /* Wait for a proxy event, or timeout. */
  665. rc = wait_event_timeout(mcdi->proxy_rx_wq,
  666. mcdi->proxy_rx_handle != 0 ||
  667. mcdi->proxy_rx_status == -EINTR,
  668. MCDI_RPC_TIMEOUT);
  669. if (rc <= 0) {
  670. netif_dbg(efx, hw, efx->net_dev,
  671. "MCDI proxy timeout %d\n", handle);
  672. return -ETIMEDOUT;
  673. } else if (mcdi->proxy_rx_handle != handle) {
  674. netif_warn(efx, hw, efx->net_dev,
  675. "MCDI proxy unexpected handle %d (expected %d)\n",
  676. mcdi->proxy_rx_handle, handle);
  677. return -EINVAL;
  678. }
  679. return mcdi->proxy_rx_status;
  680. }
  681. static int _efx_mcdi_rpc(struct efx_nic *efx, unsigned int cmd,
  682. const efx_dword_t *inbuf, size_t inlen,
  683. efx_dword_t *outbuf, size_t outlen,
  684. size_t *outlen_actual, bool quiet, int *raw_rc)
  685. {
  686. u32 proxy_handle = 0; /* Zero is an invalid proxy handle. */
  687. int rc;
  688. if (inbuf && inlen && (inbuf == outbuf)) {
  689. /* The input buffer can't be aliased with the output. */
  690. WARN_ON(1);
  691. return -EINVAL;
  692. }
  693. rc = efx_mcdi_rpc_start(efx, cmd, inbuf, inlen);
  694. if (rc)
  695. return rc;
  696. rc = _efx_mcdi_rpc_finish(efx, cmd, inlen, outbuf, outlen,
  697. outlen_actual, quiet, &proxy_handle, raw_rc);
  698. if (proxy_handle) {
  699. /* Handle proxy authorisation. This allows approval of MCDI
  700. * operations to be delegated to the admin function, allowing
  701. * fine control over (eg) multicast subscriptions.
  702. */
  703. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  704. netif_dbg(efx, hw, efx->net_dev,
  705. "MCDI waiting for proxy auth %d\n",
  706. proxy_handle);
  707. rc = efx_mcdi_proxy_wait(efx, proxy_handle, quiet);
  708. if (rc == 0) {
  709. netif_dbg(efx, hw, efx->net_dev,
  710. "MCDI proxy retry %d\n", proxy_handle);
  711. /* We now retry the original request. */
  712. mcdi->state = MCDI_STATE_RUNNING_SYNC;
  713. efx_mcdi_send_request(efx, cmd, inbuf, inlen);
  714. rc = _efx_mcdi_rpc_finish(efx, cmd, inlen,
  715. outbuf, outlen, outlen_actual,
  716. quiet, NULL, raw_rc);
  717. } else {
  718. netif_cond_dbg(efx, hw, efx->net_dev, rc == -EPERM, err,
  719. "MC command 0x%x failed after proxy auth rc=%d\n",
  720. cmd, rc);
  721. if (rc == -EINTR || rc == -EIO)
  722. efx_schedule_reset(efx, RESET_TYPE_MC_FAILURE);
  723. efx_mcdi_release(mcdi);
  724. }
  725. }
  726. return rc;
  727. }
  728. static int _efx_mcdi_rpc_evb_retry(struct efx_nic *efx, unsigned cmd,
  729. const efx_dword_t *inbuf, size_t inlen,
  730. efx_dword_t *outbuf, size_t outlen,
  731. size_t *outlen_actual, bool quiet)
  732. {
  733. int raw_rc = 0;
  734. int rc;
  735. rc = _efx_mcdi_rpc(efx, cmd, inbuf, inlen,
  736. outbuf, outlen, outlen_actual, true, &raw_rc);
  737. if ((rc == -EPROTO) && (raw_rc == MC_CMD_ERR_NO_EVB_PORT) &&
  738. efx->type->is_vf) {
  739. /* If the EVB port isn't available within a VF this may
  740. * mean the PF is still bringing the switch up. We should
  741. * retry our request shortly.
  742. */
  743. unsigned long abort_time = jiffies + MCDI_RPC_TIMEOUT;
  744. unsigned int delay_us = 10000;
  745. netif_dbg(efx, hw, efx->net_dev,
  746. "%s: NO_EVB_PORT; will retry request\n",
  747. __func__);
  748. do {
  749. usleep_range(delay_us, delay_us + 10000);
  750. rc = _efx_mcdi_rpc(efx, cmd, inbuf, inlen,
  751. outbuf, outlen, outlen_actual,
  752. true, &raw_rc);
  753. if (delay_us < 100000)
  754. delay_us <<= 1;
  755. } while ((rc == -EPROTO) &&
  756. (raw_rc == MC_CMD_ERR_NO_EVB_PORT) &&
  757. time_before(jiffies, abort_time));
  758. }
  759. if (rc && !quiet && !(cmd == MC_CMD_REBOOT && rc == -EIO))
  760. efx_mcdi_display_error(efx, cmd, inlen,
  761. outbuf, outlen, rc);
  762. return rc;
  763. }
  764. /**
  765. * efx_mcdi_rpc - Issue an MCDI command and wait for completion
  766. * @efx: NIC through which to issue the command
  767. * @cmd: Command type number
  768. * @inbuf: Command parameters
  769. * @inlen: Length of command parameters, in bytes. Must be a multiple
  770. * of 4 and no greater than %MCDI_CTL_SDU_LEN_MAX_V1.
  771. * @outbuf: Response buffer. May be %NULL if @outlen is 0.
  772. * @outlen: Length of response buffer, in bytes. If the actual
  773. * response is longer than @outlen & ~3, it will be truncated
  774. * to that length.
  775. * @outlen_actual: Pointer through which to return the actual response
  776. * length. May be %NULL if this is not needed.
  777. *
  778. * This function may sleep and therefore must be called in an appropriate
  779. * context.
  780. *
  781. * Return: A negative error code, or zero if successful. The error
  782. * code may come from the MCDI response or may indicate a failure
  783. * to communicate with the MC. In the former case, the response
  784. * will still be copied to @outbuf and *@outlen_actual will be
  785. * set accordingly. In the latter case, *@outlen_actual will be
  786. * set to zero.
  787. */
  788. int efx_mcdi_rpc(struct efx_nic *efx, unsigned cmd,
  789. const efx_dword_t *inbuf, size_t inlen,
  790. efx_dword_t *outbuf, size_t outlen,
  791. size_t *outlen_actual)
  792. {
  793. return _efx_mcdi_rpc_evb_retry(efx, cmd, inbuf, inlen, outbuf, outlen,
  794. outlen_actual, false);
  795. }
  796. /* Normally, on receiving an error code in the MCDI response,
  797. * efx_mcdi_rpc will log an error message containing (among other
  798. * things) the raw error code, by means of efx_mcdi_display_error.
  799. * This _quiet version suppresses that; if the caller wishes to log
  800. * the error conditionally on the return code, it should call this
  801. * function and is then responsible for calling efx_mcdi_display_error
  802. * as needed.
  803. */
  804. int efx_mcdi_rpc_quiet(struct efx_nic *efx, unsigned cmd,
  805. const efx_dword_t *inbuf, size_t inlen,
  806. efx_dword_t *outbuf, size_t outlen,
  807. size_t *outlen_actual)
  808. {
  809. return _efx_mcdi_rpc_evb_retry(efx, cmd, inbuf, inlen, outbuf, outlen,
  810. outlen_actual, true);
  811. }
  812. int efx_mcdi_rpc_start(struct efx_nic *efx, unsigned cmd,
  813. const efx_dword_t *inbuf, size_t inlen)
  814. {
  815. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  816. int rc;
  817. rc = efx_mcdi_check_supported(efx, cmd, inlen);
  818. if (rc)
  819. return rc;
  820. if (efx->mc_bist_for_other_fn)
  821. return -ENETDOWN;
  822. if (mcdi->mode == MCDI_MODE_FAIL)
  823. return -ENETDOWN;
  824. efx_mcdi_acquire_sync(mcdi);
  825. efx_mcdi_send_request(efx, cmd, inbuf, inlen);
  826. return 0;
  827. }
  828. static int _efx_mcdi_rpc_async(struct efx_nic *efx, unsigned int cmd,
  829. const efx_dword_t *inbuf, size_t inlen,
  830. size_t outlen,
  831. efx_mcdi_async_completer *complete,
  832. unsigned long cookie, bool quiet)
  833. {
  834. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  835. struct efx_mcdi_async_param *async;
  836. int rc;
  837. rc = efx_mcdi_check_supported(efx, cmd, inlen);
  838. if (rc)
  839. return rc;
  840. if (efx->mc_bist_for_other_fn)
  841. return -ENETDOWN;
  842. async = kmalloc(sizeof(*async) + ALIGN(max(inlen, outlen), 4),
  843. GFP_ATOMIC);
  844. if (!async)
  845. return -ENOMEM;
  846. async->cmd = cmd;
  847. async->inlen = inlen;
  848. async->outlen = outlen;
  849. async->quiet = quiet;
  850. async->complete = complete;
  851. async->cookie = cookie;
  852. memcpy(async + 1, inbuf, inlen);
  853. spin_lock_bh(&mcdi->async_lock);
  854. if (mcdi->mode == MCDI_MODE_EVENTS) {
  855. list_add_tail(&async->list, &mcdi->async_list);
  856. /* If this is at the front of the queue, try to start it
  857. * immediately
  858. */
  859. if (mcdi->async_list.next == &async->list &&
  860. efx_mcdi_acquire_async(mcdi)) {
  861. efx_mcdi_send_request(efx, cmd, inbuf, inlen);
  862. mod_timer(&mcdi->async_timer,
  863. jiffies + MCDI_RPC_TIMEOUT);
  864. }
  865. } else {
  866. kfree(async);
  867. rc = -ENETDOWN;
  868. }
  869. spin_unlock_bh(&mcdi->async_lock);
  870. return rc;
  871. }
  872. /**
  873. * efx_mcdi_rpc_async - Schedule an MCDI command to run asynchronously
  874. * @efx: NIC through which to issue the command
  875. * @cmd: Command type number
  876. * @inbuf: Command parameters
  877. * @inlen: Length of command parameters, in bytes
  878. * @outlen: Length to allocate for response buffer, in bytes
  879. * @complete: Function to be called on completion or cancellation.
  880. * @cookie: Arbitrary value to be passed to @complete.
  881. *
  882. * This function does not sleep and therefore may be called in atomic
  883. * context. It will fail if event queues are disabled or if MCDI
  884. * event completions have been disabled due to an error.
  885. *
  886. * If it succeeds, the @complete function will be called exactly once
  887. * in atomic context, when one of the following occurs:
  888. * (a) the completion event is received (in NAPI context)
  889. * (b) event queues are disabled (in the process that disables them)
  890. * (c) the request times-out (in timer context)
  891. */
  892. int
  893. efx_mcdi_rpc_async(struct efx_nic *efx, unsigned int cmd,
  894. const efx_dword_t *inbuf, size_t inlen, size_t outlen,
  895. efx_mcdi_async_completer *complete, unsigned long cookie)
  896. {
  897. return _efx_mcdi_rpc_async(efx, cmd, inbuf, inlen, outlen, complete,
  898. cookie, false);
  899. }
  900. int efx_mcdi_rpc_async_quiet(struct efx_nic *efx, unsigned int cmd,
  901. const efx_dword_t *inbuf, size_t inlen,
  902. size_t outlen, efx_mcdi_async_completer *complete,
  903. unsigned long cookie)
  904. {
  905. return _efx_mcdi_rpc_async(efx, cmd, inbuf, inlen, outlen, complete,
  906. cookie, true);
  907. }
  908. int efx_mcdi_rpc_finish(struct efx_nic *efx, unsigned cmd, size_t inlen,
  909. efx_dword_t *outbuf, size_t outlen,
  910. size_t *outlen_actual)
  911. {
  912. return _efx_mcdi_rpc_finish(efx, cmd, inlen, outbuf, outlen,
  913. outlen_actual, false, NULL, NULL);
  914. }
  915. int efx_mcdi_rpc_finish_quiet(struct efx_nic *efx, unsigned cmd, size_t inlen,
  916. efx_dword_t *outbuf, size_t outlen,
  917. size_t *outlen_actual)
  918. {
  919. return _efx_mcdi_rpc_finish(efx, cmd, inlen, outbuf, outlen,
  920. outlen_actual, true, NULL, NULL);
  921. }
  922. void efx_mcdi_display_error(struct efx_nic *efx, unsigned cmd,
  923. size_t inlen, efx_dword_t *outbuf,
  924. size_t outlen, int rc)
  925. {
  926. int code = 0, err_arg = 0;
  927. if (outlen >= MC_CMD_ERR_CODE_OFST + 4)
  928. code = MCDI_DWORD(outbuf, ERR_CODE);
  929. if (outlen >= MC_CMD_ERR_ARG_OFST + 4)
  930. err_arg = MCDI_DWORD(outbuf, ERR_ARG);
  931. netif_cond_dbg(efx, hw, efx->net_dev, rc == -EPERM, err,
  932. "MC command 0x%x inlen %zu failed rc=%d (raw=%d) arg=%d\n",
  933. cmd, inlen, rc, code, err_arg);
  934. }
  935. /* Switch to polled MCDI completions. This can be called in various
  936. * error conditions with various locks held, so it must be lockless.
  937. * Caller is responsible for flushing asynchronous requests later.
  938. */
  939. void efx_mcdi_mode_poll(struct efx_nic *efx)
  940. {
  941. struct efx_mcdi_iface *mcdi;
  942. if (!efx->mcdi)
  943. return;
  944. mcdi = efx_mcdi(efx);
  945. /* If already in polling mode, nothing to do.
  946. * If in fail-fast state, don't switch to polled completion.
  947. * FLR recovery will do that later.
  948. */
  949. if (mcdi->mode == MCDI_MODE_POLL || mcdi->mode == MCDI_MODE_FAIL)
  950. return;
  951. /* We can switch from event completion to polled completion, because
  952. * mcdi requests are always completed in shared memory. We do this by
  953. * switching the mode to POLL'd then completing the request.
  954. * efx_mcdi_await_completion() will then call efx_mcdi_poll().
  955. *
  956. * We need an smp_wmb() to synchronise with efx_mcdi_await_completion(),
  957. * which efx_mcdi_complete_sync() provides for us.
  958. */
  959. mcdi->mode = MCDI_MODE_POLL;
  960. efx_mcdi_complete_sync(mcdi);
  961. }
  962. /* Flush any running or queued asynchronous requests, after event processing
  963. * is stopped
  964. */
  965. void efx_mcdi_flush_async(struct efx_nic *efx)
  966. {
  967. struct efx_mcdi_async_param *async, *next;
  968. struct efx_mcdi_iface *mcdi;
  969. if (!efx->mcdi)
  970. return;
  971. mcdi = efx_mcdi(efx);
  972. /* We must be in poll or fail mode so no more requests can be queued */
  973. BUG_ON(mcdi->mode == MCDI_MODE_EVENTS);
  974. del_timer_sync(&mcdi->async_timer);
  975. /* If a request is still running, make sure we give the MC
  976. * time to complete it so that the response won't overwrite our
  977. * next request.
  978. */
  979. if (mcdi->state == MCDI_STATE_RUNNING_ASYNC) {
  980. efx_mcdi_poll(efx);
  981. mcdi->state = MCDI_STATE_QUIESCENT;
  982. }
  983. /* Nothing else will access the async list now, so it is safe
  984. * to walk it without holding async_lock. If we hold it while
  985. * calling a completer then lockdep may warn that we have
  986. * acquired locks in the wrong order.
  987. */
  988. list_for_each_entry_safe(async, next, &mcdi->async_list, list) {
  989. if (async->complete)
  990. async->complete(efx, async->cookie, -ENETDOWN, NULL, 0);
  991. list_del(&async->list);
  992. kfree(async);
  993. }
  994. }
  995. void efx_mcdi_mode_event(struct efx_nic *efx)
  996. {
  997. struct efx_mcdi_iface *mcdi;
  998. if (!efx->mcdi)
  999. return;
  1000. mcdi = efx_mcdi(efx);
  1001. /* If already in event completion mode, nothing to do.
  1002. * If in fail-fast state, don't switch to event completion. FLR
  1003. * recovery will do that later.
  1004. */
  1005. if (mcdi->mode == MCDI_MODE_EVENTS || mcdi->mode == MCDI_MODE_FAIL)
  1006. return;
  1007. /* We can't switch from polled to event completion in the middle of a
  1008. * request, because the completion method is specified in the request.
  1009. * So acquire the interface to serialise the requestors. We don't need
  1010. * to acquire the iface_lock to change the mode here, but we do need a
  1011. * write memory barrier ensure that efx_mcdi_rpc() sees it, which
  1012. * efx_mcdi_acquire() provides.
  1013. */
  1014. efx_mcdi_acquire_sync(mcdi);
  1015. mcdi->mode = MCDI_MODE_EVENTS;
  1016. efx_mcdi_release(mcdi);
  1017. }
  1018. static void efx_mcdi_ev_death(struct efx_nic *efx, int rc)
  1019. {
  1020. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  1021. /* If there is an outstanding MCDI request, it has been terminated
  1022. * either by a BADASSERT or REBOOT event. If the mcdi interface is
  1023. * in polled mode, then do nothing because the MC reboot handler will
  1024. * set the header correctly. However, if the mcdi interface is waiting
  1025. * for a CMDDONE event it won't receive it [and since all MCDI events
  1026. * are sent to the same queue, we can't be racing with
  1027. * efx_mcdi_ev_cpl()]
  1028. *
  1029. * If there is an outstanding asynchronous request, we can't
  1030. * complete it now (efx_mcdi_complete() would deadlock). The
  1031. * reset process will take care of this.
  1032. *
  1033. * There's a race here with efx_mcdi_send_request(), because
  1034. * we might receive a REBOOT event *before* the request has
  1035. * been copied out. In polled mode (during startup) this is
  1036. * irrelevant, because efx_mcdi_complete_sync() is ignored. In
  1037. * event mode, this condition is just an edge-case of
  1038. * receiving a REBOOT event after posting the MCDI
  1039. * request. Did the mc reboot before or after the copyout? The
  1040. * best we can do always is just return failure.
  1041. *
  1042. * If there is an outstanding proxy response expected it is not going
  1043. * to arrive. We should thus abort it.
  1044. */
  1045. spin_lock(&mcdi->iface_lock);
  1046. efx_mcdi_proxy_abort(mcdi);
  1047. if (efx_mcdi_complete_sync(mcdi)) {
  1048. if (mcdi->mode == MCDI_MODE_EVENTS) {
  1049. mcdi->resprc = rc;
  1050. mcdi->resp_hdr_len = 0;
  1051. mcdi->resp_data_len = 0;
  1052. ++mcdi->credits;
  1053. }
  1054. } else {
  1055. int count;
  1056. /* Consume the status word since efx_mcdi_rpc_finish() won't */
  1057. for (count = 0; count < MCDI_STATUS_DELAY_COUNT; ++count) {
  1058. rc = efx_mcdi_poll_reboot(efx);
  1059. if (rc)
  1060. break;
  1061. udelay(MCDI_STATUS_DELAY_US);
  1062. }
  1063. /* On EF10, a CODE_MC_REBOOT event can be received without the
  1064. * reboot detection in efx_mcdi_poll_reboot() being triggered.
  1065. * If zero was returned from the final call to
  1066. * efx_mcdi_poll_reboot(), the MC reboot wasn't noticed but the
  1067. * MC has definitely rebooted so prepare for the reset.
  1068. */
  1069. if (!rc && efx->type->mcdi_reboot_detected)
  1070. efx->type->mcdi_reboot_detected(efx);
  1071. mcdi->new_epoch = true;
  1072. /* Nobody was waiting for an MCDI request, so trigger a reset */
  1073. efx_schedule_reset(efx, RESET_TYPE_MC_FAILURE);
  1074. }
  1075. spin_unlock(&mcdi->iface_lock);
  1076. }
  1077. /* The MC is going down in to BIST mode. set the BIST flag to block
  1078. * new MCDI, cancel any outstanding MCDI and schedule a BIST-type reset
  1079. * (which doesn't actually execute a reset, it waits for the controlling
  1080. * function to reset it).
  1081. */
  1082. static void efx_mcdi_ev_bist(struct efx_nic *efx)
  1083. {
  1084. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  1085. spin_lock(&mcdi->iface_lock);
  1086. efx->mc_bist_for_other_fn = true;
  1087. efx_mcdi_proxy_abort(mcdi);
  1088. if (efx_mcdi_complete_sync(mcdi)) {
  1089. if (mcdi->mode == MCDI_MODE_EVENTS) {
  1090. mcdi->resprc = -EIO;
  1091. mcdi->resp_hdr_len = 0;
  1092. mcdi->resp_data_len = 0;
  1093. ++mcdi->credits;
  1094. }
  1095. }
  1096. mcdi->new_epoch = true;
  1097. efx_schedule_reset(efx, RESET_TYPE_MC_BIST);
  1098. spin_unlock(&mcdi->iface_lock);
  1099. }
  1100. /* MCDI timeouts seen, so make all MCDI calls fail-fast and issue an FLR to try
  1101. * to recover.
  1102. */
  1103. static void efx_mcdi_abandon(struct efx_nic *efx)
  1104. {
  1105. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  1106. if (xchg(&mcdi->mode, MCDI_MODE_FAIL) == MCDI_MODE_FAIL)
  1107. return; /* it had already been done */
  1108. netif_dbg(efx, hw, efx->net_dev, "MCDI is timing out; trying to recover\n");
  1109. efx_schedule_reset(efx, RESET_TYPE_MCDI_TIMEOUT);
  1110. }
  1111. static void efx_handle_drain_event(struct efx_nic *efx)
  1112. {
  1113. if (atomic_dec_and_test(&efx->active_queues))
  1114. wake_up(&efx->flush_wq);
  1115. WARN_ON(atomic_read(&efx->active_queues) < 0);
  1116. }
  1117. /* Called from efx_farch_ev_process and efx_ef10_ev_process for MCDI events */
  1118. void efx_mcdi_process_event(struct efx_channel *channel,
  1119. efx_qword_t *event)
  1120. {
  1121. struct efx_nic *efx = channel->efx;
  1122. int code = EFX_QWORD_FIELD(*event, MCDI_EVENT_CODE);
  1123. u32 data = EFX_QWORD_FIELD(*event, MCDI_EVENT_DATA);
  1124. switch (code) {
  1125. case MCDI_EVENT_CODE_BADSSERT:
  1126. netif_err(efx, hw, efx->net_dev,
  1127. "MC watchdog or assertion failure at 0x%x\n", data);
  1128. efx_mcdi_ev_death(efx, -EINTR);
  1129. break;
  1130. case MCDI_EVENT_CODE_PMNOTICE:
  1131. netif_info(efx, wol, efx->net_dev, "MCDI PM event.\n");
  1132. break;
  1133. case MCDI_EVENT_CODE_CMDDONE:
  1134. efx_mcdi_ev_cpl(efx,
  1135. MCDI_EVENT_FIELD(*event, CMDDONE_SEQ),
  1136. MCDI_EVENT_FIELD(*event, CMDDONE_DATALEN),
  1137. MCDI_EVENT_FIELD(*event, CMDDONE_ERRNO));
  1138. break;
  1139. case MCDI_EVENT_CODE_LINKCHANGE:
  1140. efx_mcdi_process_link_change(efx, event);
  1141. break;
  1142. case MCDI_EVENT_CODE_SENSOREVT:
  1143. efx_sensor_event(efx, event);
  1144. break;
  1145. case MCDI_EVENT_CODE_SCHEDERR:
  1146. netif_dbg(efx, hw, efx->net_dev,
  1147. "MC Scheduler alert (0x%x)\n", data);
  1148. break;
  1149. case MCDI_EVENT_CODE_REBOOT:
  1150. case MCDI_EVENT_CODE_MC_REBOOT:
  1151. netif_info(efx, hw, efx->net_dev, "MC Reboot\n");
  1152. efx_mcdi_ev_death(efx, -EIO);
  1153. break;
  1154. case MCDI_EVENT_CODE_MC_BIST:
  1155. netif_info(efx, hw, efx->net_dev, "MC entered BIST mode\n");
  1156. efx_mcdi_ev_bist(efx);
  1157. break;
  1158. case MCDI_EVENT_CODE_MAC_STATS_DMA:
  1159. /* MAC stats are gather lazily. We can ignore this. */
  1160. break;
  1161. case MCDI_EVENT_CODE_PTP_FAULT:
  1162. case MCDI_EVENT_CODE_PTP_PPS:
  1163. efx_ptp_event(efx, event);
  1164. break;
  1165. case MCDI_EVENT_CODE_PTP_TIME:
  1166. efx_time_sync_event(channel, event);
  1167. break;
  1168. case MCDI_EVENT_CODE_TX_FLUSH:
  1169. case MCDI_EVENT_CODE_RX_FLUSH:
  1170. /* Two flush events will be sent: one to the same event
  1171. * queue as completions, and one to event queue 0.
  1172. * In the latter case the {RX,TX}_FLUSH_TO_DRIVER
  1173. * flag will be set, and we should ignore the event
  1174. * because we want to wait for all completions.
  1175. */
  1176. BUILD_BUG_ON(MCDI_EVENT_TX_FLUSH_TO_DRIVER_LBN !=
  1177. MCDI_EVENT_RX_FLUSH_TO_DRIVER_LBN);
  1178. if (!MCDI_EVENT_FIELD(*event, TX_FLUSH_TO_DRIVER))
  1179. efx_handle_drain_event(efx);
  1180. break;
  1181. case MCDI_EVENT_CODE_TX_ERR:
  1182. case MCDI_EVENT_CODE_RX_ERR:
  1183. netif_err(efx, hw, efx->net_dev,
  1184. "%s DMA error (event: "EFX_QWORD_FMT")\n",
  1185. code == MCDI_EVENT_CODE_TX_ERR ? "TX" : "RX",
  1186. EFX_QWORD_VAL(*event));
  1187. efx_schedule_reset(efx, RESET_TYPE_DMA_ERROR);
  1188. break;
  1189. case MCDI_EVENT_CODE_PROXY_RESPONSE:
  1190. efx_mcdi_ev_proxy_response(efx,
  1191. MCDI_EVENT_FIELD(*event, PROXY_RESPONSE_HANDLE),
  1192. MCDI_EVENT_FIELD(*event, PROXY_RESPONSE_RC));
  1193. break;
  1194. default:
  1195. netif_err(efx, hw, efx->net_dev,
  1196. "Unknown MCDI event " EFX_QWORD_FMT "\n",
  1197. EFX_QWORD_VAL(*event));
  1198. }
  1199. }
  1200. /**************************************************************************
  1201. *
  1202. * Specific request functions
  1203. *
  1204. **************************************************************************
  1205. */
  1206. void efx_mcdi_print_fwver(struct efx_nic *efx, char *buf, size_t len)
  1207. {
  1208. MCDI_DECLARE_BUF(outbuf, MC_CMD_GET_VERSION_OUT_LEN);
  1209. size_t outlength;
  1210. const __le16 *ver_words;
  1211. size_t offset;
  1212. int rc;
  1213. BUILD_BUG_ON(MC_CMD_GET_VERSION_IN_LEN != 0);
  1214. rc = efx_mcdi_rpc(efx, MC_CMD_GET_VERSION, NULL, 0,
  1215. outbuf, sizeof(outbuf), &outlength);
  1216. if (rc)
  1217. goto fail;
  1218. if (outlength < MC_CMD_GET_VERSION_OUT_LEN) {
  1219. rc = -EIO;
  1220. goto fail;
  1221. }
  1222. ver_words = (__le16 *)MCDI_PTR(outbuf, GET_VERSION_OUT_VERSION);
  1223. offset = scnprintf(buf, len, "%u.%u.%u.%u",
  1224. le16_to_cpu(ver_words[0]),
  1225. le16_to_cpu(ver_words[1]),
  1226. le16_to_cpu(ver_words[2]),
  1227. le16_to_cpu(ver_words[3]));
  1228. if (efx->type->print_additional_fwver)
  1229. offset += efx->type->print_additional_fwver(efx, buf + offset,
  1230. len - offset);
  1231. /* It's theoretically possible for the string to exceed 31
  1232. * characters, though in practice the first three version
  1233. * components are short enough that this doesn't happen.
  1234. */
  1235. if (WARN_ON(offset >= len))
  1236. buf[0] = 0;
  1237. return;
  1238. fail:
  1239. pci_err(efx->pci_dev, "%s: failed rc=%d\n", __func__, rc);
  1240. buf[0] = 0;
  1241. }
  1242. static int efx_mcdi_drv_attach(struct efx_nic *efx, bool driver_operating,
  1243. bool *was_attached)
  1244. {
  1245. MCDI_DECLARE_BUF(inbuf, MC_CMD_DRV_ATTACH_IN_LEN);
  1246. MCDI_DECLARE_BUF(outbuf, MC_CMD_DRV_ATTACH_EXT_OUT_LEN);
  1247. size_t outlen;
  1248. int rc;
  1249. MCDI_SET_DWORD(inbuf, DRV_ATTACH_IN_NEW_STATE,
  1250. driver_operating ? 1 : 0);
  1251. MCDI_SET_DWORD(inbuf, DRV_ATTACH_IN_UPDATE, 1);
  1252. MCDI_SET_DWORD(inbuf, DRV_ATTACH_IN_FIRMWARE_ID, MC_CMD_FW_LOW_LATENCY);
  1253. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_DRV_ATTACH, inbuf, sizeof(inbuf),
  1254. outbuf, sizeof(outbuf), &outlen);
  1255. /* If we're not the primary PF, trying to ATTACH with a FIRMWARE_ID
  1256. * specified will fail with EPERM, and we have to tell the MC we don't
  1257. * care what firmware we get.
  1258. */
  1259. if (rc == -EPERM) {
  1260. pci_dbg(efx->pci_dev,
  1261. "%s with fw-variant setting failed EPERM, trying without it\n",
  1262. __func__);
  1263. MCDI_SET_DWORD(inbuf, DRV_ATTACH_IN_FIRMWARE_ID,
  1264. MC_CMD_FW_DONT_CARE);
  1265. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_DRV_ATTACH, inbuf,
  1266. sizeof(inbuf), outbuf, sizeof(outbuf),
  1267. &outlen);
  1268. }
  1269. if (rc) {
  1270. efx_mcdi_display_error(efx, MC_CMD_DRV_ATTACH, sizeof(inbuf),
  1271. outbuf, outlen, rc);
  1272. goto fail;
  1273. }
  1274. if (outlen < MC_CMD_DRV_ATTACH_OUT_LEN) {
  1275. rc = -EIO;
  1276. goto fail;
  1277. }
  1278. if (driver_operating) {
  1279. if (outlen >= MC_CMD_DRV_ATTACH_EXT_OUT_LEN) {
  1280. efx->mcdi->fn_flags =
  1281. MCDI_DWORD(outbuf,
  1282. DRV_ATTACH_EXT_OUT_FUNC_FLAGS);
  1283. } else {
  1284. /* Synthesise flags for Siena */
  1285. efx->mcdi->fn_flags =
  1286. 1 << MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_LINKCTRL |
  1287. 1 << MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_TRUSTED |
  1288. (efx_port_num(efx) == 0) <<
  1289. MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_PRIMARY;
  1290. }
  1291. }
  1292. /* We currently assume we have control of the external link
  1293. * and are completely trusted by firmware. Abort probing
  1294. * if that's not true for this function.
  1295. */
  1296. if (was_attached != NULL)
  1297. *was_attached = MCDI_DWORD(outbuf, DRV_ATTACH_OUT_OLD_STATE);
  1298. return 0;
  1299. fail:
  1300. pci_err(efx->pci_dev, "%s: failed rc=%d\n", __func__, rc);
  1301. return rc;
  1302. }
  1303. int efx_mcdi_get_board_cfg(struct efx_nic *efx, u8 *mac_address,
  1304. u16 *fw_subtype_list, u32 *capabilities)
  1305. {
  1306. MCDI_DECLARE_BUF(outbuf, MC_CMD_GET_BOARD_CFG_OUT_LENMAX);
  1307. size_t outlen, i;
  1308. int port_num = efx_port_num(efx);
  1309. int rc;
  1310. BUILD_BUG_ON(MC_CMD_GET_BOARD_CFG_IN_LEN != 0);
  1311. /* we need __aligned(2) for ether_addr_copy */
  1312. BUILD_BUG_ON(MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_OFST & 1);
  1313. BUILD_BUG_ON(MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_OFST & 1);
  1314. rc = efx_mcdi_rpc(efx, MC_CMD_GET_BOARD_CFG, NULL, 0,
  1315. outbuf, sizeof(outbuf), &outlen);
  1316. if (rc)
  1317. goto fail;
  1318. if (outlen < MC_CMD_GET_BOARD_CFG_OUT_LENMIN) {
  1319. rc = -EIO;
  1320. goto fail;
  1321. }
  1322. if (mac_address)
  1323. ether_addr_copy(mac_address,
  1324. port_num ?
  1325. MCDI_PTR(outbuf, GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1) :
  1326. MCDI_PTR(outbuf, GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0));
  1327. if (fw_subtype_list) {
  1328. for (i = 0;
  1329. i < MCDI_VAR_ARRAY_LEN(outlen,
  1330. GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST);
  1331. i++)
  1332. fw_subtype_list[i] = MCDI_ARRAY_WORD(
  1333. outbuf, GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST, i);
  1334. for (; i < MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MAXNUM; i++)
  1335. fw_subtype_list[i] = 0;
  1336. }
  1337. if (capabilities) {
  1338. if (port_num)
  1339. *capabilities = MCDI_DWORD(outbuf,
  1340. GET_BOARD_CFG_OUT_CAPABILITIES_PORT1);
  1341. else
  1342. *capabilities = MCDI_DWORD(outbuf,
  1343. GET_BOARD_CFG_OUT_CAPABILITIES_PORT0);
  1344. }
  1345. return 0;
  1346. fail:
  1347. netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d len=%d\n",
  1348. __func__, rc, (int)outlen);
  1349. return rc;
  1350. }
  1351. int efx_mcdi_log_ctrl(struct efx_nic *efx, bool evq, bool uart, u32 dest_evq)
  1352. {
  1353. MCDI_DECLARE_BUF(inbuf, MC_CMD_LOG_CTRL_IN_LEN);
  1354. u32 dest = 0;
  1355. int rc;
  1356. if (uart)
  1357. dest |= MC_CMD_LOG_CTRL_IN_LOG_DEST_UART;
  1358. if (evq)
  1359. dest |= MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ;
  1360. MCDI_SET_DWORD(inbuf, LOG_CTRL_IN_LOG_DEST, dest);
  1361. MCDI_SET_DWORD(inbuf, LOG_CTRL_IN_LOG_DEST_EVQ, dest_evq);
  1362. BUILD_BUG_ON(MC_CMD_LOG_CTRL_OUT_LEN != 0);
  1363. rc = efx_mcdi_rpc(efx, MC_CMD_LOG_CTRL, inbuf, sizeof(inbuf),
  1364. NULL, 0, NULL);
  1365. return rc;
  1366. }
  1367. int efx_mcdi_nvram_types(struct efx_nic *efx, u32 *nvram_types_out)
  1368. {
  1369. MCDI_DECLARE_BUF(outbuf, MC_CMD_NVRAM_TYPES_OUT_LEN);
  1370. size_t outlen;
  1371. int rc;
  1372. BUILD_BUG_ON(MC_CMD_NVRAM_TYPES_IN_LEN != 0);
  1373. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_TYPES, NULL, 0,
  1374. outbuf, sizeof(outbuf), &outlen);
  1375. if (rc)
  1376. goto fail;
  1377. if (outlen < MC_CMD_NVRAM_TYPES_OUT_LEN) {
  1378. rc = -EIO;
  1379. goto fail;
  1380. }
  1381. *nvram_types_out = MCDI_DWORD(outbuf, NVRAM_TYPES_OUT_TYPES);
  1382. return 0;
  1383. fail:
  1384. netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n",
  1385. __func__, rc);
  1386. return rc;
  1387. }
  1388. /* This function finds types using the new NVRAM_PARTITIONS mcdi. */
  1389. static int efx_new_mcdi_nvram_types(struct efx_nic *efx, u32 *number,
  1390. u32 *nvram_types)
  1391. {
  1392. efx_dword_t *outbuf = kzalloc(MC_CMD_NVRAM_PARTITIONS_OUT_LENMAX_MCDI2,
  1393. GFP_KERNEL);
  1394. size_t outlen;
  1395. int rc;
  1396. if (!outbuf)
  1397. return -ENOMEM;
  1398. BUILD_BUG_ON(MC_CMD_NVRAM_PARTITIONS_IN_LEN != 0);
  1399. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_PARTITIONS, NULL, 0,
  1400. outbuf, MC_CMD_NVRAM_PARTITIONS_OUT_LENMAX_MCDI2, &outlen);
  1401. if (rc)
  1402. goto fail;
  1403. *number = MCDI_DWORD(outbuf, NVRAM_PARTITIONS_OUT_NUM_PARTITIONS);
  1404. memcpy(nvram_types, MCDI_PTR(outbuf, NVRAM_PARTITIONS_OUT_TYPE_ID),
  1405. *number * sizeof(u32));
  1406. fail:
  1407. kfree(outbuf);
  1408. return rc;
  1409. }
  1410. int efx_mcdi_nvram_info(struct efx_nic *efx, unsigned int type,
  1411. size_t *size_out, size_t *erase_size_out,
  1412. bool *protected_out)
  1413. {
  1414. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_INFO_IN_LEN);
  1415. MCDI_DECLARE_BUF(outbuf, MC_CMD_NVRAM_INFO_OUT_LEN);
  1416. size_t outlen;
  1417. int rc;
  1418. MCDI_SET_DWORD(inbuf, NVRAM_INFO_IN_TYPE, type);
  1419. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_INFO, inbuf, sizeof(inbuf),
  1420. outbuf, sizeof(outbuf), &outlen);
  1421. if (rc)
  1422. goto fail;
  1423. if (outlen < MC_CMD_NVRAM_INFO_OUT_LEN) {
  1424. rc = -EIO;
  1425. goto fail;
  1426. }
  1427. *size_out = MCDI_DWORD(outbuf, NVRAM_INFO_OUT_SIZE);
  1428. *erase_size_out = MCDI_DWORD(outbuf, NVRAM_INFO_OUT_ERASESIZE);
  1429. *protected_out = !!(MCDI_DWORD(outbuf, NVRAM_INFO_OUT_FLAGS) &
  1430. (1 << MC_CMD_NVRAM_INFO_OUT_PROTECTED_LBN));
  1431. return 0;
  1432. fail:
  1433. netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
  1434. return rc;
  1435. }
  1436. static int efx_mcdi_nvram_test(struct efx_nic *efx, unsigned int type)
  1437. {
  1438. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_TEST_IN_LEN);
  1439. MCDI_DECLARE_BUF(outbuf, MC_CMD_NVRAM_TEST_OUT_LEN);
  1440. int rc;
  1441. MCDI_SET_DWORD(inbuf, NVRAM_TEST_IN_TYPE, type);
  1442. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_TEST, inbuf, sizeof(inbuf),
  1443. outbuf, sizeof(outbuf), NULL);
  1444. if (rc)
  1445. return rc;
  1446. switch (MCDI_DWORD(outbuf, NVRAM_TEST_OUT_RESULT)) {
  1447. case MC_CMD_NVRAM_TEST_PASS:
  1448. case MC_CMD_NVRAM_TEST_NOTSUPP:
  1449. return 0;
  1450. default:
  1451. return -EIO;
  1452. }
  1453. }
  1454. /* This function tests nvram partitions using the new mcdi partition lookup scheme */
  1455. int efx_new_mcdi_nvram_test_all(struct efx_nic *efx)
  1456. {
  1457. u32 *nvram_types = kzalloc(MC_CMD_NVRAM_PARTITIONS_OUT_LENMAX_MCDI2,
  1458. GFP_KERNEL);
  1459. unsigned int number;
  1460. int rc, i;
  1461. if (!nvram_types)
  1462. return -ENOMEM;
  1463. rc = efx_new_mcdi_nvram_types(efx, &number, nvram_types);
  1464. if (rc)
  1465. goto fail;
  1466. /* Require at least one check */
  1467. rc = -EAGAIN;
  1468. for (i = 0; i < number; i++) {
  1469. if (nvram_types[i] == NVRAM_PARTITION_TYPE_PARTITION_MAP ||
  1470. nvram_types[i] == NVRAM_PARTITION_TYPE_DYNAMIC_CONFIG)
  1471. continue;
  1472. rc = efx_mcdi_nvram_test(efx, nvram_types[i]);
  1473. if (rc)
  1474. goto fail;
  1475. }
  1476. fail:
  1477. kfree(nvram_types);
  1478. return rc;
  1479. }
  1480. int efx_mcdi_nvram_test_all(struct efx_nic *efx)
  1481. {
  1482. u32 nvram_types;
  1483. unsigned int type;
  1484. int rc;
  1485. rc = efx_mcdi_nvram_types(efx, &nvram_types);
  1486. if (rc)
  1487. goto fail1;
  1488. type = 0;
  1489. while (nvram_types != 0) {
  1490. if (nvram_types & 1) {
  1491. rc = efx_mcdi_nvram_test(efx, type);
  1492. if (rc)
  1493. goto fail2;
  1494. }
  1495. type++;
  1496. nvram_types >>= 1;
  1497. }
  1498. return 0;
  1499. fail2:
  1500. netif_err(efx, hw, efx->net_dev, "%s: failed type=%u\n",
  1501. __func__, type);
  1502. fail1:
  1503. netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
  1504. return rc;
  1505. }
  1506. /* Returns 1 if an assertion was read, 0 if no assertion had fired,
  1507. * negative on error.
  1508. */
  1509. static int efx_mcdi_read_assertion(struct efx_nic *efx)
  1510. {
  1511. MCDI_DECLARE_BUF(inbuf, MC_CMD_GET_ASSERTS_IN_LEN);
  1512. MCDI_DECLARE_BUF(outbuf, MC_CMD_GET_ASSERTS_OUT_LEN);
  1513. unsigned int flags, index;
  1514. const char *reason;
  1515. size_t outlen;
  1516. int retry;
  1517. int rc;
  1518. /* Attempt to read any stored assertion state before we reboot
  1519. * the mcfw out of the assertion handler. Retry twice, once
  1520. * because a boot-time assertion might cause this command to fail
  1521. * with EINTR. And once again because GET_ASSERTS can race with
  1522. * MC_CMD_REBOOT running on the other port. */
  1523. retry = 2;
  1524. do {
  1525. MCDI_SET_DWORD(inbuf, GET_ASSERTS_IN_CLEAR, 1);
  1526. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_GET_ASSERTS,
  1527. inbuf, MC_CMD_GET_ASSERTS_IN_LEN,
  1528. outbuf, sizeof(outbuf), &outlen);
  1529. if (rc == -EPERM)
  1530. return 0;
  1531. } while ((rc == -EINTR || rc == -EIO) && retry-- > 0);
  1532. if (rc) {
  1533. efx_mcdi_display_error(efx, MC_CMD_GET_ASSERTS,
  1534. MC_CMD_GET_ASSERTS_IN_LEN, outbuf,
  1535. outlen, rc);
  1536. return rc;
  1537. }
  1538. if (outlen < MC_CMD_GET_ASSERTS_OUT_LEN)
  1539. return -EIO;
  1540. /* Print out any recorded assertion state */
  1541. flags = MCDI_DWORD(outbuf, GET_ASSERTS_OUT_GLOBAL_FLAGS);
  1542. if (flags == MC_CMD_GET_ASSERTS_FLAGS_NO_FAILS)
  1543. return 0;
  1544. reason = (flags == MC_CMD_GET_ASSERTS_FLAGS_SYS_FAIL)
  1545. ? "system-level assertion"
  1546. : (flags == MC_CMD_GET_ASSERTS_FLAGS_THR_FAIL)
  1547. ? "thread-level assertion"
  1548. : (flags == MC_CMD_GET_ASSERTS_FLAGS_WDOG_FIRED)
  1549. ? "watchdog reset"
  1550. : "unknown assertion";
  1551. netif_err(efx, hw, efx->net_dev,
  1552. "MCPU %s at PC = 0x%.8x in thread 0x%.8x\n", reason,
  1553. MCDI_DWORD(outbuf, GET_ASSERTS_OUT_SAVED_PC_OFFS),
  1554. MCDI_DWORD(outbuf, GET_ASSERTS_OUT_THREAD_OFFS));
  1555. /* Print out the registers */
  1556. for (index = 0;
  1557. index < MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_NUM;
  1558. index++)
  1559. netif_err(efx, hw, efx->net_dev, "R%.2d (?): 0x%.8x\n",
  1560. 1 + index,
  1561. MCDI_ARRAY_DWORD(outbuf, GET_ASSERTS_OUT_GP_REGS_OFFS,
  1562. index));
  1563. return 1;
  1564. }
  1565. static int efx_mcdi_exit_assertion(struct efx_nic *efx)
  1566. {
  1567. MCDI_DECLARE_BUF(inbuf, MC_CMD_REBOOT_IN_LEN);
  1568. int rc;
  1569. /* If the MC is running debug firmware, it might now be
  1570. * waiting for a debugger to attach, but we just want it to
  1571. * reboot. We set a flag that makes the command a no-op if it
  1572. * has already done so.
  1573. * The MCDI will thus return either 0 or -EIO.
  1574. */
  1575. BUILD_BUG_ON(MC_CMD_REBOOT_OUT_LEN != 0);
  1576. MCDI_SET_DWORD(inbuf, REBOOT_IN_FLAGS,
  1577. MC_CMD_REBOOT_FLAGS_AFTER_ASSERTION);
  1578. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_REBOOT, inbuf, MC_CMD_REBOOT_IN_LEN,
  1579. NULL, 0, NULL);
  1580. if (rc == -EIO)
  1581. rc = 0;
  1582. if (rc)
  1583. efx_mcdi_display_error(efx, MC_CMD_REBOOT, MC_CMD_REBOOT_IN_LEN,
  1584. NULL, 0, rc);
  1585. return rc;
  1586. }
  1587. int efx_mcdi_handle_assertion(struct efx_nic *efx)
  1588. {
  1589. int rc;
  1590. rc = efx_mcdi_read_assertion(efx);
  1591. if (rc <= 0)
  1592. return rc;
  1593. return efx_mcdi_exit_assertion(efx);
  1594. }
  1595. int efx_mcdi_set_id_led(struct efx_nic *efx, enum efx_led_mode mode)
  1596. {
  1597. MCDI_DECLARE_BUF(inbuf, MC_CMD_SET_ID_LED_IN_LEN);
  1598. BUILD_BUG_ON(EFX_LED_OFF != MC_CMD_LED_OFF);
  1599. BUILD_BUG_ON(EFX_LED_ON != MC_CMD_LED_ON);
  1600. BUILD_BUG_ON(EFX_LED_DEFAULT != MC_CMD_LED_DEFAULT);
  1601. BUILD_BUG_ON(MC_CMD_SET_ID_LED_OUT_LEN != 0);
  1602. MCDI_SET_DWORD(inbuf, SET_ID_LED_IN_STATE, mode);
  1603. return efx_mcdi_rpc(efx, MC_CMD_SET_ID_LED, inbuf, sizeof(inbuf), NULL, 0, NULL);
  1604. }
  1605. static int efx_mcdi_reset_func(struct efx_nic *efx)
  1606. {
  1607. MCDI_DECLARE_BUF(inbuf, MC_CMD_ENTITY_RESET_IN_LEN);
  1608. int rc;
  1609. BUILD_BUG_ON(MC_CMD_ENTITY_RESET_OUT_LEN != 0);
  1610. MCDI_POPULATE_DWORD_1(inbuf, ENTITY_RESET_IN_FLAG,
  1611. ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET, 1);
  1612. rc = efx_mcdi_rpc(efx, MC_CMD_ENTITY_RESET, inbuf, sizeof(inbuf),
  1613. NULL, 0, NULL);
  1614. return rc;
  1615. }
  1616. static int efx_mcdi_reset_mc(struct efx_nic *efx)
  1617. {
  1618. MCDI_DECLARE_BUF(inbuf, MC_CMD_REBOOT_IN_LEN);
  1619. int rc;
  1620. BUILD_BUG_ON(MC_CMD_REBOOT_OUT_LEN != 0);
  1621. MCDI_SET_DWORD(inbuf, REBOOT_IN_FLAGS, 0);
  1622. rc = efx_mcdi_rpc(efx, MC_CMD_REBOOT, inbuf, sizeof(inbuf),
  1623. NULL, 0, NULL);
  1624. /* White is black, and up is down */
  1625. if (rc == -EIO)
  1626. return 0;
  1627. if (rc == 0)
  1628. rc = -EIO;
  1629. return rc;
  1630. }
  1631. enum reset_type efx_mcdi_map_reset_reason(enum reset_type reason)
  1632. {
  1633. return RESET_TYPE_RECOVER_OR_ALL;
  1634. }
  1635. int efx_mcdi_reset(struct efx_nic *efx, enum reset_type method)
  1636. {
  1637. int rc;
  1638. /* If MCDI is down, we can't handle_assertion */
  1639. if (method == RESET_TYPE_MCDI_TIMEOUT) {
  1640. rc = pci_reset_function(efx->pci_dev);
  1641. if (rc)
  1642. return rc;
  1643. /* Re-enable polled MCDI completion */
  1644. if (efx->mcdi) {
  1645. struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
  1646. mcdi->mode = MCDI_MODE_POLL;
  1647. }
  1648. return 0;
  1649. }
  1650. /* Recover from a failed assertion pre-reset */
  1651. rc = efx_mcdi_handle_assertion(efx);
  1652. if (rc)
  1653. return rc;
  1654. if (method == RESET_TYPE_DATAPATH)
  1655. return 0;
  1656. else if (method == RESET_TYPE_WORLD)
  1657. return efx_mcdi_reset_mc(efx);
  1658. else
  1659. return efx_mcdi_reset_func(efx);
  1660. }
  1661. static int efx_mcdi_wol_filter_set(struct efx_nic *efx, u32 type,
  1662. const u8 *mac, int *id_out)
  1663. {
  1664. MCDI_DECLARE_BUF(inbuf, MC_CMD_WOL_FILTER_SET_IN_LEN);
  1665. MCDI_DECLARE_BUF(outbuf, MC_CMD_WOL_FILTER_SET_OUT_LEN);
  1666. size_t outlen;
  1667. int rc;
  1668. MCDI_SET_DWORD(inbuf, WOL_FILTER_SET_IN_WOL_TYPE, type);
  1669. MCDI_SET_DWORD(inbuf, WOL_FILTER_SET_IN_FILTER_MODE,
  1670. MC_CMD_FILTER_MODE_SIMPLE);
  1671. ether_addr_copy(MCDI_PTR(inbuf, WOL_FILTER_SET_IN_MAGIC_MAC), mac);
  1672. rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_SET, inbuf, sizeof(inbuf),
  1673. outbuf, sizeof(outbuf), &outlen);
  1674. if (rc)
  1675. goto fail;
  1676. if (outlen < MC_CMD_WOL_FILTER_SET_OUT_LEN) {
  1677. rc = -EIO;
  1678. goto fail;
  1679. }
  1680. *id_out = (int)MCDI_DWORD(outbuf, WOL_FILTER_SET_OUT_FILTER_ID);
  1681. return 0;
  1682. fail:
  1683. *id_out = -1;
  1684. netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
  1685. return rc;
  1686. }
  1687. int
  1688. efx_mcdi_wol_filter_set_magic(struct efx_nic *efx, const u8 *mac, int *id_out)
  1689. {
  1690. return efx_mcdi_wol_filter_set(efx, MC_CMD_WOL_TYPE_MAGIC, mac, id_out);
  1691. }
  1692. int efx_mcdi_wol_filter_get_magic(struct efx_nic *efx, int *id_out)
  1693. {
  1694. MCDI_DECLARE_BUF(outbuf, MC_CMD_WOL_FILTER_GET_OUT_LEN);
  1695. size_t outlen;
  1696. int rc;
  1697. rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_GET, NULL, 0,
  1698. outbuf, sizeof(outbuf), &outlen);
  1699. if (rc)
  1700. goto fail;
  1701. if (outlen < MC_CMD_WOL_FILTER_GET_OUT_LEN) {
  1702. rc = -EIO;
  1703. goto fail;
  1704. }
  1705. *id_out = (int)MCDI_DWORD(outbuf, WOL_FILTER_GET_OUT_FILTER_ID);
  1706. return 0;
  1707. fail:
  1708. *id_out = -1;
  1709. netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
  1710. return rc;
  1711. }
  1712. int efx_mcdi_wol_filter_remove(struct efx_nic *efx, int id)
  1713. {
  1714. MCDI_DECLARE_BUF(inbuf, MC_CMD_WOL_FILTER_REMOVE_IN_LEN);
  1715. int rc;
  1716. MCDI_SET_DWORD(inbuf, WOL_FILTER_REMOVE_IN_FILTER_ID, (u32)id);
  1717. rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_REMOVE, inbuf, sizeof(inbuf),
  1718. NULL, 0, NULL);
  1719. return rc;
  1720. }
  1721. int efx_mcdi_flush_rxqs(struct efx_nic *efx)
  1722. {
  1723. struct efx_channel *channel;
  1724. struct efx_rx_queue *rx_queue;
  1725. MCDI_DECLARE_BUF(inbuf,
  1726. MC_CMD_FLUSH_RX_QUEUES_IN_LEN(EFX_MAX_CHANNELS));
  1727. int rc, count;
  1728. BUILD_BUG_ON(EFX_MAX_CHANNELS >
  1729. MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MAXNUM);
  1730. count = 0;
  1731. efx_for_each_channel(channel, efx) {
  1732. efx_for_each_channel_rx_queue(rx_queue, channel) {
  1733. if (rx_queue->flush_pending) {
  1734. rx_queue->flush_pending = false;
  1735. atomic_dec(&efx->rxq_flush_pending);
  1736. MCDI_SET_ARRAY_DWORD(
  1737. inbuf, FLUSH_RX_QUEUES_IN_QID_OFST,
  1738. count, efx_rx_queue_index(rx_queue));
  1739. count++;
  1740. }
  1741. }
  1742. }
  1743. rc = efx_mcdi_rpc(efx, MC_CMD_FLUSH_RX_QUEUES, inbuf,
  1744. MC_CMD_FLUSH_RX_QUEUES_IN_LEN(count), NULL, 0, NULL);
  1745. WARN_ON(rc < 0);
  1746. return rc;
  1747. }
  1748. int efx_mcdi_wol_filter_reset(struct efx_nic *efx)
  1749. {
  1750. int rc;
  1751. rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_RESET, NULL, 0, NULL, 0, NULL);
  1752. return rc;
  1753. }
  1754. int efx_mcdi_set_workaround(struct efx_nic *efx, u32 type, bool enabled,
  1755. unsigned int *flags)
  1756. {
  1757. MCDI_DECLARE_BUF(inbuf, MC_CMD_WORKAROUND_IN_LEN);
  1758. MCDI_DECLARE_BUF(outbuf, MC_CMD_WORKAROUND_EXT_OUT_LEN);
  1759. size_t outlen;
  1760. int rc;
  1761. BUILD_BUG_ON(MC_CMD_WORKAROUND_OUT_LEN != 0);
  1762. MCDI_SET_DWORD(inbuf, WORKAROUND_IN_TYPE, type);
  1763. MCDI_SET_DWORD(inbuf, WORKAROUND_IN_ENABLED, enabled);
  1764. rc = efx_mcdi_rpc(efx, MC_CMD_WORKAROUND, inbuf, sizeof(inbuf),
  1765. outbuf, sizeof(outbuf), &outlen);
  1766. if (rc)
  1767. return rc;
  1768. if (!flags)
  1769. return 0;
  1770. if (outlen >= MC_CMD_WORKAROUND_EXT_OUT_LEN)
  1771. *flags = MCDI_DWORD(outbuf, WORKAROUND_EXT_OUT_FLAGS);
  1772. else
  1773. *flags = 0;
  1774. return 0;
  1775. }
  1776. int efx_mcdi_get_workarounds(struct efx_nic *efx, unsigned int *impl_out,
  1777. unsigned int *enabled_out)
  1778. {
  1779. MCDI_DECLARE_BUF(outbuf, MC_CMD_GET_WORKAROUNDS_OUT_LEN);
  1780. size_t outlen;
  1781. int rc;
  1782. rc = efx_mcdi_rpc(efx, MC_CMD_GET_WORKAROUNDS, NULL, 0,
  1783. outbuf, sizeof(outbuf), &outlen);
  1784. if (rc)
  1785. goto fail;
  1786. if (outlen < MC_CMD_GET_WORKAROUNDS_OUT_LEN) {
  1787. rc = -EIO;
  1788. goto fail;
  1789. }
  1790. if (impl_out)
  1791. *impl_out = MCDI_DWORD(outbuf, GET_WORKAROUNDS_OUT_IMPLEMENTED);
  1792. if (enabled_out)
  1793. *enabled_out = MCDI_DWORD(outbuf, GET_WORKAROUNDS_OUT_ENABLED);
  1794. return 0;
  1795. fail:
  1796. /* Older firmware lacks GET_WORKAROUNDS and this isn't especially
  1797. * terrifying. The call site will have to deal with it though.
  1798. */
  1799. netif_cond_dbg(efx, hw, efx->net_dev, rc == -ENOSYS, err,
  1800. "%s: failed rc=%d\n", __func__, rc);
  1801. return rc;
  1802. }
  1803. /* Failure to read a privilege mask is never fatal, because we can always
  1804. * carry on as though we didn't have the privilege we were interested in.
  1805. * So use efx_mcdi_rpc_quiet().
  1806. */
  1807. int efx_mcdi_get_privilege_mask(struct efx_nic *efx, u32 *mask)
  1808. {
  1809. MCDI_DECLARE_BUF(fi_outbuf, MC_CMD_GET_FUNCTION_INFO_OUT_LEN);
  1810. MCDI_DECLARE_BUF(pm_inbuf, MC_CMD_PRIVILEGE_MASK_IN_LEN);
  1811. MCDI_DECLARE_BUF(pm_outbuf, MC_CMD_PRIVILEGE_MASK_OUT_LEN);
  1812. size_t outlen;
  1813. u16 pf, vf;
  1814. int rc;
  1815. if (!efx || !mask)
  1816. return -EINVAL;
  1817. /* Get our function number */
  1818. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_GET_FUNCTION_INFO, NULL, 0,
  1819. fi_outbuf, MC_CMD_GET_FUNCTION_INFO_OUT_LEN,
  1820. &outlen);
  1821. if (rc != 0)
  1822. return rc;
  1823. if (outlen < MC_CMD_GET_FUNCTION_INFO_OUT_LEN)
  1824. return -EIO;
  1825. pf = MCDI_DWORD(fi_outbuf, GET_FUNCTION_INFO_OUT_PF);
  1826. vf = MCDI_DWORD(fi_outbuf, GET_FUNCTION_INFO_OUT_VF);
  1827. MCDI_POPULATE_DWORD_2(pm_inbuf, PRIVILEGE_MASK_IN_FUNCTION,
  1828. PRIVILEGE_MASK_IN_FUNCTION_PF, pf,
  1829. PRIVILEGE_MASK_IN_FUNCTION_VF, vf);
  1830. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_PRIVILEGE_MASK,
  1831. pm_inbuf, sizeof(pm_inbuf),
  1832. pm_outbuf, sizeof(pm_outbuf), &outlen);
  1833. if (rc != 0)
  1834. return rc;
  1835. if (outlen < MC_CMD_PRIVILEGE_MASK_OUT_LEN)
  1836. return -EIO;
  1837. *mask = MCDI_DWORD(pm_outbuf, PRIVILEGE_MASK_OUT_OLD_MASK);
  1838. return 0;
  1839. }
  1840. int efx_mcdi_nvram_metadata(struct efx_nic *efx, unsigned int type,
  1841. u32 *subtype, u16 version[4], char *desc,
  1842. size_t descsize)
  1843. {
  1844. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_METADATA_IN_LEN);
  1845. efx_dword_t *outbuf;
  1846. size_t outlen;
  1847. u32 flags;
  1848. int rc;
  1849. outbuf = kzalloc(MC_CMD_NVRAM_METADATA_OUT_LENMAX_MCDI2, GFP_KERNEL);
  1850. if (!outbuf)
  1851. return -ENOMEM;
  1852. MCDI_SET_DWORD(inbuf, NVRAM_METADATA_IN_TYPE, type);
  1853. rc = efx_mcdi_rpc_quiet(efx, MC_CMD_NVRAM_METADATA, inbuf,
  1854. sizeof(inbuf), outbuf,
  1855. MC_CMD_NVRAM_METADATA_OUT_LENMAX_MCDI2,
  1856. &outlen);
  1857. if (rc)
  1858. goto out_free;
  1859. if (outlen < MC_CMD_NVRAM_METADATA_OUT_LENMIN) {
  1860. rc = -EIO;
  1861. goto out_free;
  1862. }
  1863. flags = MCDI_DWORD(outbuf, NVRAM_METADATA_OUT_FLAGS);
  1864. if (desc && descsize > 0) {
  1865. if (flags & BIT(MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_LBN)) {
  1866. if (descsize <=
  1867. MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_NUM(outlen)) {
  1868. rc = -E2BIG;
  1869. goto out_free;
  1870. }
  1871. strscpy(desc,
  1872. MCDI_PTR(outbuf, NVRAM_METADATA_OUT_DESCRIPTION),
  1873. MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_NUM(outlen));
  1874. } else {
  1875. desc[0] = '\0';
  1876. }
  1877. }
  1878. if (subtype) {
  1879. if (flags & BIT(MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_LBN))
  1880. *subtype = MCDI_DWORD(outbuf, NVRAM_METADATA_OUT_SUBTYPE);
  1881. else
  1882. *subtype = 0;
  1883. }
  1884. if (version) {
  1885. if (flags & BIT(MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_LBN)) {
  1886. version[0] = MCDI_WORD(outbuf, NVRAM_METADATA_OUT_VERSION_W);
  1887. version[1] = MCDI_WORD(outbuf, NVRAM_METADATA_OUT_VERSION_X);
  1888. version[2] = MCDI_WORD(outbuf, NVRAM_METADATA_OUT_VERSION_Y);
  1889. version[3] = MCDI_WORD(outbuf, NVRAM_METADATA_OUT_VERSION_Z);
  1890. } else {
  1891. version[0] = 0;
  1892. version[1] = 0;
  1893. version[2] = 0;
  1894. version[3] = 0;
  1895. }
  1896. }
  1897. out_free:
  1898. kfree(outbuf);
  1899. return rc;
  1900. }
  1901. #ifdef CONFIG_SFC_MTD
  1902. #define EFX_MCDI_NVRAM_LEN_MAX 128
  1903. static int efx_mcdi_nvram_update_start(struct efx_nic *efx, unsigned int type)
  1904. {
  1905. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_UPDATE_START_V2_IN_LEN);
  1906. int rc;
  1907. MCDI_SET_DWORD(inbuf, NVRAM_UPDATE_START_IN_TYPE, type);
  1908. MCDI_POPULATE_DWORD_1(inbuf, NVRAM_UPDATE_START_V2_IN_FLAGS,
  1909. NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT,
  1910. 1);
  1911. BUILD_BUG_ON(MC_CMD_NVRAM_UPDATE_START_OUT_LEN != 0);
  1912. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_UPDATE_START, inbuf, sizeof(inbuf),
  1913. NULL, 0, NULL);
  1914. return rc;
  1915. }
  1916. static int efx_mcdi_nvram_read(struct efx_nic *efx, unsigned int type,
  1917. loff_t offset, u8 *buffer, size_t length)
  1918. {
  1919. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_READ_IN_V2_LEN);
  1920. MCDI_DECLARE_BUF(outbuf,
  1921. MC_CMD_NVRAM_READ_OUT_LEN(EFX_MCDI_NVRAM_LEN_MAX));
  1922. size_t outlen;
  1923. int rc;
  1924. MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_TYPE, type);
  1925. MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_OFFSET, offset);
  1926. MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_LENGTH, length);
  1927. MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_V2_MODE,
  1928. MC_CMD_NVRAM_READ_IN_V2_DEFAULT);
  1929. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_READ, inbuf, sizeof(inbuf),
  1930. outbuf, sizeof(outbuf), &outlen);
  1931. if (rc)
  1932. return rc;
  1933. memcpy(buffer, MCDI_PTR(outbuf, NVRAM_READ_OUT_READ_BUFFER), length);
  1934. return 0;
  1935. }
  1936. static int efx_mcdi_nvram_write(struct efx_nic *efx, unsigned int type,
  1937. loff_t offset, const u8 *buffer, size_t length)
  1938. {
  1939. MCDI_DECLARE_BUF(inbuf,
  1940. MC_CMD_NVRAM_WRITE_IN_LEN(EFX_MCDI_NVRAM_LEN_MAX));
  1941. int rc;
  1942. MCDI_SET_DWORD(inbuf, NVRAM_WRITE_IN_TYPE, type);
  1943. MCDI_SET_DWORD(inbuf, NVRAM_WRITE_IN_OFFSET, offset);
  1944. MCDI_SET_DWORD(inbuf, NVRAM_WRITE_IN_LENGTH, length);
  1945. memcpy(MCDI_PTR(inbuf, NVRAM_WRITE_IN_WRITE_BUFFER), buffer, length);
  1946. BUILD_BUG_ON(MC_CMD_NVRAM_WRITE_OUT_LEN != 0);
  1947. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_WRITE, inbuf,
  1948. ALIGN(MC_CMD_NVRAM_WRITE_IN_LEN(length), 4),
  1949. NULL, 0, NULL);
  1950. return rc;
  1951. }
  1952. static int efx_mcdi_nvram_erase(struct efx_nic *efx, unsigned int type,
  1953. loff_t offset, size_t length)
  1954. {
  1955. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_ERASE_IN_LEN);
  1956. int rc;
  1957. MCDI_SET_DWORD(inbuf, NVRAM_ERASE_IN_TYPE, type);
  1958. MCDI_SET_DWORD(inbuf, NVRAM_ERASE_IN_OFFSET, offset);
  1959. MCDI_SET_DWORD(inbuf, NVRAM_ERASE_IN_LENGTH, length);
  1960. BUILD_BUG_ON(MC_CMD_NVRAM_ERASE_OUT_LEN != 0);
  1961. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_ERASE, inbuf, sizeof(inbuf),
  1962. NULL, 0, NULL);
  1963. return rc;
  1964. }
  1965. static int efx_mcdi_nvram_update_finish(struct efx_nic *efx, unsigned int type)
  1966. {
  1967. MCDI_DECLARE_BUF(inbuf, MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_LEN);
  1968. MCDI_DECLARE_BUF(outbuf, MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_LEN);
  1969. size_t outlen;
  1970. int rc, rc2;
  1971. MCDI_SET_DWORD(inbuf, NVRAM_UPDATE_FINISH_IN_TYPE, type);
  1972. /* Always set this flag. Old firmware ignores it */
  1973. MCDI_POPULATE_DWORD_1(inbuf, NVRAM_UPDATE_FINISH_V2_IN_FLAGS,
  1974. NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT,
  1975. 1);
  1976. rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_UPDATE_FINISH, inbuf, sizeof(inbuf),
  1977. outbuf, sizeof(outbuf), &outlen);
  1978. if (!rc && outlen >= MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_LEN) {
  1979. rc2 = MCDI_DWORD(outbuf, NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE);
  1980. if (rc2 != MC_CMD_NVRAM_VERIFY_RC_SUCCESS)
  1981. netif_err(efx, drv, efx->net_dev,
  1982. "NVRAM update failed verification with code 0x%x\n",
  1983. rc2);
  1984. switch (rc2) {
  1985. case MC_CMD_NVRAM_VERIFY_RC_SUCCESS:
  1986. break;
  1987. case MC_CMD_NVRAM_VERIFY_RC_CMS_CHECK_FAILED:
  1988. case MC_CMD_NVRAM_VERIFY_RC_MESSAGE_DIGEST_CHECK_FAILED:
  1989. case MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHECK_FAILED:
  1990. case MC_CMD_NVRAM_VERIFY_RC_TRUSTED_APPROVERS_CHECK_FAILED:
  1991. case MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHAIN_CHECK_FAILED:
  1992. rc = -EIO;
  1993. break;
  1994. case MC_CMD_NVRAM_VERIFY_RC_INVALID_CMS_FORMAT:
  1995. case MC_CMD_NVRAM_VERIFY_RC_BAD_MESSAGE_DIGEST:
  1996. rc = -EINVAL;
  1997. break;
  1998. case MC_CMD_NVRAM_VERIFY_RC_NO_VALID_SIGNATURES:
  1999. case MC_CMD_NVRAM_VERIFY_RC_NO_TRUSTED_APPROVERS:
  2000. case MC_CMD_NVRAM_VERIFY_RC_NO_SIGNATURE_MATCH:
  2001. rc = -EPERM;
  2002. break;
  2003. default:
  2004. netif_err(efx, drv, efx->net_dev,
  2005. "Unknown response to NVRAM_UPDATE_FINISH\n");
  2006. rc = -EIO;
  2007. }
  2008. }
  2009. return rc;
  2010. }
  2011. int efx_mcdi_mtd_read(struct mtd_info *mtd, loff_t start,
  2012. size_t len, size_t *retlen, u8 *buffer)
  2013. {
  2014. struct efx_mcdi_mtd_partition *part = to_efx_mcdi_mtd_partition(mtd);
  2015. struct efx_nic *efx = mtd->priv;
  2016. loff_t offset = start;
  2017. loff_t end = min_t(loff_t, start + len, mtd->size);
  2018. size_t chunk;
  2019. int rc = 0;
  2020. while (offset < end) {
  2021. chunk = min_t(size_t, end - offset, EFX_MCDI_NVRAM_LEN_MAX);
  2022. rc = efx_mcdi_nvram_read(efx, part->nvram_type, offset,
  2023. buffer, chunk);
  2024. if (rc)
  2025. goto out;
  2026. offset += chunk;
  2027. buffer += chunk;
  2028. }
  2029. out:
  2030. *retlen = offset - start;
  2031. return rc;
  2032. }
  2033. int efx_mcdi_mtd_erase(struct mtd_info *mtd, loff_t start, size_t len)
  2034. {
  2035. struct efx_mcdi_mtd_partition *part = to_efx_mcdi_mtd_partition(mtd);
  2036. struct efx_nic *efx = mtd->priv;
  2037. loff_t offset = start & ~((loff_t)(mtd->erasesize - 1));
  2038. loff_t end = min_t(loff_t, start + len, mtd->size);
  2039. size_t chunk = part->common.mtd.erasesize;
  2040. int rc = 0;
  2041. if (!part->updating) {
  2042. rc = efx_mcdi_nvram_update_start(efx, part->nvram_type);
  2043. if (rc)
  2044. goto out;
  2045. part->updating = true;
  2046. }
  2047. /* The MCDI interface can in fact do multiple erase blocks at once;
  2048. * but erasing may be slow, so we make multiple calls here to avoid
  2049. * tripping the MCDI RPC timeout. */
  2050. while (offset < end) {
  2051. rc = efx_mcdi_nvram_erase(efx, part->nvram_type, offset,
  2052. chunk);
  2053. if (rc)
  2054. goto out;
  2055. offset += chunk;
  2056. }
  2057. out:
  2058. return rc;
  2059. }
  2060. int efx_mcdi_mtd_write(struct mtd_info *mtd, loff_t start,
  2061. size_t len, size_t *retlen, const u8 *buffer)
  2062. {
  2063. struct efx_mcdi_mtd_partition *part = to_efx_mcdi_mtd_partition(mtd);
  2064. struct efx_nic *efx = mtd->priv;
  2065. loff_t offset = start;
  2066. loff_t end = min_t(loff_t, start + len, mtd->size);
  2067. size_t chunk;
  2068. int rc = 0;
  2069. if (!part->updating) {
  2070. rc = efx_mcdi_nvram_update_start(efx, part->nvram_type);
  2071. if (rc)
  2072. goto out;
  2073. part->updating = true;
  2074. }
  2075. while (offset < end) {
  2076. chunk = min_t(size_t, end - offset, EFX_MCDI_NVRAM_LEN_MAX);
  2077. rc = efx_mcdi_nvram_write(efx, part->nvram_type, offset,
  2078. buffer, chunk);
  2079. if (rc)
  2080. goto out;
  2081. offset += chunk;
  2082. buffer += chunk;
  2083. }
  2084. out:
  2085. *retlen = offset - start;
  2086. return rc;
  2087. }
  2088. int efx_mcdi_mtd_sync(struct mtd_info *mtd)
  2089. {
  2090. struct efx_mcdi_mtd_partition *part = to_efx_mcdi_mtd_partition(mtd);
  2091. struct efx_nic *efx = mtd->priv;
  2092. int rc = 0;
  2093. if (part->updating) {
  2094. part->updating = false;
  2095. rc = efx_mcdi_nvram_update_finish(efx, part->nvram_type);
  2096. }
  2097. return rc;
  2098. }
  2099. void efx_mcdi_mtd_rename(struct efx_mtd_partition *part)
  2100. {
  2101. struct efx_mcdi_mtd_partition *mcdi_part =
  2102. container_of(part, struct efx_mcdi_mtd_partition, common);
  2103. struct efx_nic *efx = part->mtd.priv;
  2104. snprintf(part->name, sizeof(part->name), "%s %s:%02x",
  2105. efx->name, part->type_name, mcdi_part->fw_subtype);
  2106. }
  2107. #endif /* CONFIG_SFC_MTD */