brcmu_d11.h 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. // SPDX-License-Identifier: ISC
  2. /*
  3. * Copyright (c) 2010 Broadcom Corporation
  4. */
  5. #ifndef _BRCMU_D11_H_
  6. #define _BRCMU_D11_H_
  7. /* d11 io type */
  8. #define BRCMU_D11N_IOTYPE 1
  9. #define BRCMU_D11AC_IOTYPE 2
  10. /* A chanspec (channel specification) holds the channel number, band,
  11. * bandwidth and control sideband
  12. */
  13. /* chanspec binary format */
  14. #define BRCMU_CHSPEC_INVALID 255
  15. /* bit 0~7 channel number
  16. * for 80+80 channels: bit 0~3 low channel id, bit 4~7 high channel id
  17. */
  18. #define BRCMU_CHSPEC_CH_MASK 0x00ff
  19. #define BRCMU_CHSPEC_CH_SHIFT 0
  20. #define BRCMU_CHSPEC_CHL_MASK 0x000f
  21. #define BRCMU_CHSPEC_CHL_SHIFT 0
  22. #define BRCMU_CHSPEC_CHH_MASK 0x00f0
  23. #define BRCMU_CHSPEC_CHH_SHIFT 4
  24. /* bit 8~16 for dot 11n IO types
  25. * bit 8~9 sideband
  26. * bit 10~11 bandwidth
  27. * bit 12~13 spectral band
  28. * bit 14~15 not used
  29. */
  30. #define BRCMU_CHSPEC_D11N_SB_MASK 0x0300
  31. #define BRCMU_CHSPEC_D11N_SB_SHIFT 8
  32. #define BRCMU_CHSPEC_D11N_SB_L 0x0100 /* control lower */
  33. #define BRCMU_CHSPEC_D11N_SB_U 0x0200 /* control upper */
  34. #define BRCMU_CHSPEC_D11N_SB_N 0x0300 /* none */
  35. #define BRCMU_CHSPEC_D11N_BW_MASK 0x0c00
  36. #define BRCMU_CHSPEC_D11N_BW_SHIFT 10
  37. #define BRCMU_CHSPEC_D11N_BW_10 0x0400
  38. #define BRCMU_CHSPEC_D11N_BW_20 0x0800
  39. #define BRCMU_CHSPEC_D11N_BW_40 0x0c00
  40. #define BRCMU_CHSPEC_D11N_BND_MASK 0x3000
  41. #define BRCMU_CHSPEC_D11N_BND_SHIFT 12
  42. #define BRCMU_CHSPEC_D11N_BND_5G 0x1000
  43. #define BRCMU_CHSPEC_D11N_BND_2G 0x2000
  44. /* bit 8~16 for dot 11ac IO types
  45. * bit 8~10 sideband
  46. * bit 11~13 bandwidth
  47. * bit 14~15 spectral band
  48. */
  49. #define BRCMU_CHSPEC_D11AC_SB_MASK 0x0700
  50. #define BRCMU_CHSPEC_D11AC_SB_SHIFT 8
  51. #define BRCMU_CHSPEC_D11AC_SB_LLL 0x0000
  52. #define BRCMU_CHSPEC_D11AC_SB_LLU 0x0100
  53. #define BRCMU_CHSPEC_D11AC_SB_LUL 0x0200
  54. #define BRCMU_CHSPEC_D11AC_SB_LUU 0x0300
  55. #define BRCMU_CHSPEC_D11AC_SB_ULL 0x0400
  56. #define BRCMU_CHSPEC_D11AC_SB_ULU 0x0500
  57. #define BRCMU_CHSPEC_D11AC_SB_UUL 0x0600
  58. #define BRCMU_CHSPEC_D11AC_SB_UUU 0x0700
  59. #define BRCMU_CHSPEC_D11AC_SB_LL BRCMU_CHSPEC_D11AC_SB_LLL
  60. #define BRCMU_CHSPEC_D11AC_SB_LU BRCMU_CHSPEC_D11AC_SB_LLU
  61. #define BRCMU_CHSPEC_D11AC_SB_UL BRCMU_CHSPEC_D11AC_SB_LUL
  62. #define BRCMU_CHSPEC_D11AC_SB_UU BRCMU_CHSPEC_D11AC_SB_LUU
  63. #define BRCMU_CHSPEC_D11AC_SB_L BRCMU_CHSPEC_D11AC_SB_LLL
  64. #define BRCMU_CHSPEC_D11AC_SB_U BRCMU_CHSPEC_D11AC_SB_LLU
  65. #define BRCMU_CHSPEC_D11AC_BW_MASK 0x3800
  66. #define BRCMU_CHSPEC_D11AC_BW_SHIFT 11
  67. #define BRCMU_CHSPEC_D11AC_BW_5 0x0000
  68. #define BRCMU_CHSPEC_D11AC_BW_10 0x0800
  69. #define BRCMU_CHSPEC_D11AC_BW_20 0x1000
  70. #define BRCMU_CHSPEC_D11AC_BW_40 0x1800
  71. #define BRCMU_CHSPEC_D11AC_BW_80 0x2000
  72. #define BRCMU_CHSPEC_D11AC_BW_160 0x2800
  73. #define BRCMU_CHSPEC_D11AC_BW_8080 0x3000
  74. #define BRCMU_CHSPEC_D11AC_BND_MASK 0xc000
  75. #define BRCMU_CHSPEC_D11AC_BND_SHIFT 14
  76. #define BRCMU_CHSPEC_D11AC_BND_2G 0x0000
  77. #define BRCMU_CHSPEC_D11AC_BND_3G 0x4000
  78. #define BRCMU_CHSPEC_D11AC_BND_4G 0x8000
  79. #define BRCMU_CHSPEC_D11AC_BND_5G 0xc000
  80. #define BRCMU_CHAN_BAND_2G 0
  81. #define BRCMU_CHAN_BAND_5G 1
  82. enum brcmu_chan_bw {
  83. BRCMU_CHAN_BW_20,
  84. BRCMU_CHAN_BW_40,
  85. BRCMU_CHAN_BW_80,
  86. BRCMU_CHAN_BW_80P80,
  87. BRCMU_CHAN_BW_160,
  88. };
  89. enum brcmu_chan_sb {
  90. BRCMU_CHAN_SB_NONE = -1,
  91. BRCMU_CHAN_SB_LLL,
  92. BRCMU_CHAN_SB_LLU,
  93. BRCMU_CHAN_SB_LUL,
  94. BRCMU_CHAN_SB_LUU,
  95. BRCMU_CHAN_SB_ULL,
  96. BRCMU_CHAN_SB_ULU,
  97. BRCMU_CHAN_SB_UUL,
  98. BRCMU_CHAN_SB_UUU,
  99. BRCMU_CHAN_SB_L = BRCMU_CHAN_SB_LLL,
  100. BRCMU_CHAN_SB_U = BRCMU_CHAN_SB_LLU,
  101. BRCMU_CHAN_SB_LL = BRCMU_CHAN_SB_LLL,
  102. BRCMU_CHAN_SB_LU = BRCMU_CHAN_SB_LLU,
  103. BRCMU_CHAN_SB_UL = BRCMU_CHAN_SB_LUL,
  104. BRCMU_CHAN_SB_UU = BRCMU_CHAN_SB_LUU,
  105. };
  106. /**
  107. * struct brcmu_chan - stores channel formats
  108. *
  109. * This structure can be used with functions translating chanspec into generic
  110. * channel info and the other way.
  111. *
  112. * @chspec: firmware specific format
  113. * @chnum: center channel number
  114. * @control_ch_num: control channel number
  115. * @band: frequency band
  116. * @bw: channel width
  117. * @sb: control sideband (location of control channel against the center one)
  118. */
  119. struct brcmu_chan {
  120. u16 chspec;
  121. u8 chnum;
  122. u8 control_ch_num;
  123. u8 band;
  124. enum brcmu_chan_bw bw;
  125. enum brcmu_chan_sb sb;
  126. };
  127. /**
  128. * struct brcmu_d11inf - provides functions translating channel format
  129. *
  130. * @io_type: determines version of channel format used by firmware
  131. * @encchspec: encodes channel info into a chanspec, requires center channel
  132. * number, ignores control one
  133. * @decchspec: decodes chanspec into generic info
  134. */
  135. struct brcmu_d11inf {
  136. u8 io_type;
  137. void (*encchspec)(struct brcmu_chan *ch);
  138. void (*decchspec)(struct brcmu_chan *ch);
  139. };
  140. void brcmu_d11_attach(struct brcmu_d11inf *d11inf);
  141. #endif /* _BRCMU_CHANNELS_H_ */