pinctrl-ipq6018.c 27 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2016-2018, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/of.h>
  7. #include <linux/platform_device.h>
  8. #include "pinctrl-msm.h"
  9. #define REG_SIZE 0x1000
  10. #define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9) \
  11. { \
  12. .grp = PINCTRL_PINGROUP("gpio" #id, \
  13. gpio##id##_pins, \
  14. ARRAY_SIZE(gpio##id##_pins)), \
  15. .funcs = (int[]){ \
  16. msm_mux_gpio, /* gpio mode */ \
  17. msm_mux_##f1, \
  18. msm_mux_##f2, \
  19. msm_mux_##f3, \
  20. msm_mux_##f4, \
  21. msm_mux_##f5, \
  22. msm_mux_##f6, \
  23. msm_mux_##f7, \
  24. msm_mux_##f8, \
  25. msm_mux_##f9 \
  26. }, \
  27. .nfuncs = 10, \
  28. .ctl_reg = REG_SIZE * id, \
  29. .io_reg = 0x4 + REG_SIZE * id, \
  30. .intr_cfg_reg = 0x8 + REG_SIZE * id, \
  31. .intr_status_reg = 0xc + REG_SIZE * id, \
  32. .intr_target_reg = 0x8 + REG_SIZE * id, \
  33. .mux_bit = 2, \
  34. .pull_bit = 0, \
  35. .drv_bit = 6, \
  36. .oe_bit = 9, \
  37. .in_bit = 0, \
  38. .out_bit = 1, \
  39. .intr_enable_bit = 0, \
  40. .intr_status_bit = 0, \
  41. .intr_target_bit = 5, \
  42. .intr_target_kpss_val = 3, \
  43. .intr_raw_status_bit = 4, \
  44. .intr_polarity_bit = 1, \
  45. .intr_detection_bit = 2, \
  46. .intr_detection_width = 2, \
  47. }
  48. static const struct pinctrl_pin_desc ipq6018_pins[] = {
  49. PINCTRL_PIN(0, "GPIO_0"),
  50. PINCTRL_PIN(1, "GPIO_1"),
  51. PINCTRL_PIN(2, "GPIO_2"),
  52. PINCTRL_PIN(3, "GPIO_3"),
  53. PINCTRL_PIN(4, "GPIO_4"),
  54. PINCTRL_PIN(5, "GPIO_5"),
  55. PINCTRL_PIN(6, "GPIO_6"),
  56. PINCTRL_PIN(7, "GPIO_7"),
  57. PINCTRL_PIN(8, "GPIO_8"),
  58. PINCTRL_PIN(9, "GPIO_9"),
  59. PINCTRL_PIN(10, "GPIO_10"),
  60. PINCTRL_PIN(11, "GPIO_11"),
  61. PINCTRL_PIN(12, "GPIO_12"),
  62. PINCTRL_PIN(13, "GPIO_13"),
  63. PINCTRL_PIN(14, "GPIO_14"),
  64. PINCTRL_PIN(15, "GPIO_15"),
  65. PINCTRL_PIN(16, "GPIO_16"),
  66. PINCTRL_PIN(17, "GPIO_17"),
  67. PINCTRL_PIN(18, "GPIO_18"),
  68. PINCTRL_PIN(19, "GPIO_19"),
  69. PINCTRL_PIN(20, "GPIO_20"),
  70. PINCTRL_PIN(21, "GPIO_21"),
  71. PINCTRL_PIN(22, "GPIO_22"),
  72. PINCTRL_PIN(23, "GPIO_23"),
  73. PINCTRL_PIN(24, "GPIO_24"),
  74. PINCTRL_PIN(25, "GPIO_25"),
  75. PINCTRL_PIN(26, "GPIO_26"),
  76. PINCTRL_PIN(27, "GPIO_27"),
  77. PINCTRL_PIN(28, "GPIO_28"),
  78. PINCTRL_PIN(29, "GPIO_29"),
  79. PINCTRL_PIN(30, "GPIO_30"),
  80. PINCTRL_PIN(31, "GPIO_31"),
  81. PINCTRL_PIN(32, "GPIO_32"),
  82. PINCTRL_PIN(33, "GPIO_33"),
  83. PINCTRL_PIN(34, "GPIO_34"),
  84. PINCTRL_PIN(35, "GPIO_35"),
  85. PINCTRL_PIN(36, "GPIO_36"),
  86. PINCTRL_PIN(37, "GPIO_37"),
  87. PINCTRL_PIN(38, "GPIO_38"),
  88. PINCTRL_PIN(39, "GPIO_39"),
  89. PINCTRL_PIN(40, "GPIO_40"),
  90. PINCTRL_PIN(41, "GPIO_41"),
  91. PINCTRL_PIN(42, "GPIO_42"),
  92. PINCTRL_PIN(43, "GPIO_43"),
  93. PINCTRL_PIN(44, "GPIO_44"),
  94. PINCTRL_PIN(45, "GPIO_45"),
  95. PINCTRL_PIN(46, "GPIO_46"),
  96. PINCTRL_PIN(47, "GPIO_47"),
  97. PINCTRL_PIN(48, "GPIO_48"),
  98. PINCTRL_PIN(49, "GPIO_49"),
  99. PINCTRL_PIN(50, "GPIO_50"),
  100. PINCTRL_PIN(51, "GPIO_51"),
  101. PINCTRL_PIN(52, "GPIO_52"),
  102. PINCTRL_PIN(53, "GPIO_53"),
  103. PINCTRL_PIN(54, "GPIO_54"),
  104. PINCTRL_PIN(55, "GPIO_55"),
  105. PINCTRL_PIN(56, "GPIO_56"),
  106. PINCTRL_PIN(57, "GPIO_57"),
  107. PINCTRL_PIN(58, "GPIO_58"),
  108. PINCTRL_PIN(59, "GPIO_59"),
  109. PINCTRL_PIN(60, "GPIO_60"),
  110. PINCTRL_PIN(61, "GPIO_61"),
  111. PINCTRL_PIN(62, "GPIO_62"),
  112. PINCTRL_PIN(63, "GPIO_63"),
  113. PINCTRL_PIN(64, "GPIO_64"),
  114. PINCTRL_PIN(65, "GPIO_65"),
  115. PINCTRL_PIN(66, "GPIO_66"),
  116. PINCTRL_PIN(67, "GPIO_67"),
  117. PINCTRL_PIN(68, "GPIO_68"),
  118. PINCTRL_PIN(69, "GPIO_69"),
  119. PINCTRL_PIN(70, "GPIO_70"),
  120. PINCTRL_PIN(71, "GPIO_71"),
  121. PINCTRL_PIN(72, "GPIO_72"),
  122. PINCTRL_PIN(73, "GPIO_73"),
  123. PINCTRL_PIN(74, "GPIO_74"),
  124. PINCTRL_PIN(75, "GPIO_75"),
  125. PINCTRL_PIN(76, "GPIO_76"),
  126. PINCTRL_PIN(77, "GPIO_77"),
  127. PINCTRL_PIN(78, "GPIO_78"),
  128. PINCTRL_PIN(79, "GPIO_79"),
  129. };
  130. #define DECLARE_MSM_GPIO_PINS(pin) \
  131. static const unsigned int gpio##pin##_pins[] = { pin }
  132. DECLARE_MSM_GPIO_PINS(0);
  133. DECLARE_MSM_GPIO_PINS(1);
  134. DECLARE_MSM_GPIO_PINS(2);
  135. DECLARE_MSM_GPIO_PINS(3);
  136. DECLARE_MSM_GPIO_PINS(4);
  137. DECLARE_MSM_GPIO_PINS(5);
  138. DECLARE_MSM_GPIO_PINS(6);
  139. DECLARE_MSM_GPIO_PINS(7);
  140. DECLARE_MSM_GPIO_PINS(8);
  141. DECLARE_MSM_GPIO_PINS(9);
  142. DECLARE_MSM_GPIO_PINS(10);
  143. DECLARE_MSM_GPIO_PINS(11);
  144. DECLARE_MSM_GPIO_PINS(12);
  145. DECLARE_MSM_GPIO_PINS(13);
  146. DECLARE_MSM_GPIO_PINS(14);
  147. DECLARE_MSM_GPIO_PINS(15);
  148. DECLARE_MSM_GPIO_PINS(16);
  149. DECLARE_MSM_GPIO_PINS(17);
  150. DECLARE_MSM_GPIO_PINS(18);
  151. DECLARE_MSM_GPIO_PINS(19);
  152. DECLARE_MSM_GPIO_PINS(20);
  153. DECLARE_MSM_GPIO_PINS(21);
  154. DECLARE_MSM_GPIO_PINS(22);
  155. DECLARE_MSM_GPIO_PINS(23);
  156. DECLARE_MSM_GPIO_PINS(24);
  157. DECLARE_MSM_GPIO_PINS(25);
  158. DECLARE_MSM_GPIO_PINS(26);
  159. DECLARE_MSM_GPIO_PINS(27);
  160. DECLARE_MSM_GPIO_PINS(28);
  161. DECLARE_MSM_GPIO_PINS(29);
  162. DECLARE_MSM_GPIO_PINS(30);
  163. DECLARE_MSM_GPIO_PINS(31);
  164. DECLARE_MSM_GPIO_PINS(32);
  165. DECLARE_MSM_GPIO_PINS(33);
  166. DECLARE_MSM_GPIO_PINS(34);
  167. DECLARE_MSM_GPIO_PINS(35);
  168. DECLARE_MSM_GPIO_PINS(36);
  169. DECLARE_MSM_GPIO_PINS(37);
  170. DECLARE_MSM_GPIO_PINS(38);
  171. DECLARE_MSM_GPIO_PINS(39);
  172. DECLARE_MSM_GPIO_PINS(40);
  173. DECLARE_MSM_GPIO_PINS(41);
  174. DECLARE_MSM_GPIO_PINS(42);
  175. DECLARE_MSM_GPIO_PINS(43);
  176. DECLARE_MSM_GPIO_PINS(44);
  177. DECLARE_MSM_GPIO_PINS(45);
  178. DECLARE_MSM_GPIO_PINS(46);
  179. DECLARE_MSM_GPIO_PINS(47);
  180. DECLARE_MSM_GPIO_PINS(48);
  181. DECLARE_MSM_GPIO_PINS(49);
  182. DECLARE_MSM_GPIO_PINS(50);
  183. DECLARE_MSM_GPIO_PINS(51);
  184. DECLARE_MSM_GPIO_PINS(52);
  185. DECLARE_MSM_GPIO_PINS(53);
  186. DECLARE_MSM_GPIO_PINS(54);
  187. DECLARE_MSM_GPIO_PINS(55);
  188. DECLARE_MSM_GPIO_PINS(56);
  189. DECLARE_MSM_GPIO_PINS(57);
  190. DECLARE_MSM_GPIO_PINS(58);
  191. DECLARE_MSM_GPIO_PINS(59);
  192. DECLARE_MSM_GPIO_PINS(60);
  193. DECLARE_MSM_GPIO_PINS(61);
  194. DECLARE_MSM_GPIO_PINS(62);
  195. DECLARE_MSM_GPIO_PINS(63);
  196. DECLARE_MSM_GPIO_PINS(64);
  197. DECLARE_MSM_GPIO_PINS(65);
  198. DECLARE_MSM_GPIO_PINS(66);
  199. DECLARE_MSM_GPIO_PINS(67);
  200. DECLARE_MSM_GPIO_PINS(68);
  201. DECLARE_MSM_GPIO_PINS(69);
  202. DECLARE_MSM_GPIO_PINS(70);
  203. DECLARE_MSM_GPIO_PINS(71);
  204. DECLARE_MSM_GPIO_PINS(72);
  205. DECLARE_MSM_GPIO_PINS(73);
  206. DECLARE_MSM_GPIO_PINS(74);
  207. DECLARE_MSM_GPIO_PINS(75);
  208. DECLARE_MSM_GPIO_PINS(76);
  209. DECLARE_MSM_GPIO_PINS(77);
  210. DECLARE_MSM_GPIO_PINS(78);
  211. DECLARE_MSM_GPIO_PINS(79);
  212. enum ipq6018_functions {
  213. msm_mux_atest_char,
  214. msm_mux_atest_char0,
  215. msm_mux_atest_char1,
  216. msm_mux_atest_char2,
  217. msm_mux_atest_char3,
  218. msm_mux_audio0,
  219. msm_mux_audio1,
  220. msm_mux_audio2,
  221. msm_mux_audio3,
  222. msm_mux_audio_rxbclk,
  223. msm_mux_audio_rxfsync,
  224. msm_mux_audio_rxmclk,
  225. msm_mux_audio_rxmclkin,
  226. msm_mux_audio_txbclk,
  227. msm_mux_audio_txfsync,
  228. msm_mux_audio_txmclk,
  229. msm_mux_audio_txmclkin,
  230. msm_mux_blsp0_i2c,
  231. msm_mux_blsp0_spi,
  232. msm_mux_blsp0_uart,
  233. msm_mux_blsp1_i2c,
  234. msm_mux_blsp1_spi,
  235. msm_mux_blsp1_uart,
  236. msm_mux_blsp2_i2c,
  237. msm_mux_blsp2_spi,
  238. msm_mux_blsp2_uart,
  239. msm_mux_blsp3_i2c,
  240. msm_mux_blsp3_spi,
  241. msm_mux_blsp3_uart,
  242. msm_mux_blsp4_i2c,
  243. msm_mux_blsp4_spi,
  244. msm_mux_blsp4_uart,
  245. msm_mux_blsp5_i2c,
  246. msm_mux_blsp5_uart,
  247. msm_mux_burn0,
  248. msm_mux_burn1,
  249. msm_mux_cri_trng,
  250. msm_mux_cri_trng0,
  251. msm_mux_cri_trng1,
  252. msm_mux_cxc0,
  253. msm_mux_cxc1,
  254. msm_mux_dbg_out,
  255. msm_mux_gcc_plltest,
  256. msm_mux_gcc_tlmm,
  257. msm_mux_gpio,
  258. msm_mux_lpass_aud,
  259. msm_mux_lpass_aud0,
  260. msm_mux_lpass_aud1,
  261. msm_mux_lpass_aud2,
  262. msm_mux_lpass_pcm,
  263. msm_mux_lpass_pdm,
  264. msm_mux_mac00,
  265. msm_mux_mac01,
  266. msm_mux_mac10,
  267. msm_mux_mac11,
  268. msm_mux_mac12,
  269. msm_mux_mac13,
  270. msm_mux_mac20,
  271. msm_mux_mac21,
  272. msm_mux_mdc,
  273. msm_mux_mdio,
  274. msm_mux_pcie0_clk,
  275. msm_mux_pcie0_rst,
  276. msm_mux_pcie0_wake,
  277. msm_mux_prng_rosc,
  278. msm_mux_pta1_0,
  279. msm_mux_pta1_1,
  280. msm_mux_pta1_2,
  281. msm_mux_pta2_0,
  282. msm_mux_pta2_1,
  283. msm_mux_pta2_2,
  284. msm_mux_pwm00,
  285. msm_mux_pwm01,
  286. msm_mux_pwm02,
  287. msm_mux_pwm03,
  288. msm_mux_pwm04,
  289. msm_mux_pwm10,
  290. msm_mux_pwm11,
  291. msm_mux_pwm12,
  292. msm_mux_pwm13,
  293. msm_mux_pwm14,
  294. msm_mux_pwm20,
  295. msm_mux_pwm21,
  296. msm_mux_pwm22,
  297. msm_mux_pwm23,
  298. msm_mux_pwm24,
  299. msm_mux_pwm30,
  300. msm_mux_pwm31,
  301. msm_mux_pwm32,
  302. msm_mux_pwm33,
  303. msm_mux_qdss_cti_trig_in_a0,
  304. msm_mux_qdss_cti_trig_in_a1,
  305. msm_mux_qdss_cti_trig_out_a0,
  306. msm_mux_qdss_cti_trig_out_a1,
  307. msm_mux_qdss_cti_trig_in_b0,
  308. msm_mux_qdss_cti_trig_in_b1,
  309. msm_mux_qdss_cti_trig_out_b0,
  310. msm_mux_qdss_cti_trig_out_b1,
  311. msm_mux_qdss_traceclk_a,
  312. msm_mux_qdss_tracectl_a,
  313. msm_mux_qdss_tracedata_a,
  314. msm_mux_qdss_traceclk_b,
  315. msm_mux_qdss_tracectl_b,
  316. msm_mux_qdss_tracedata_b,
  317. msm_mux_qpic_pad,
  318. msm_mux_rx0,
  319. msm_mux_rx1,
  320. msm_mux_rx_swrm,
  321. msm_mux_rx_swrm0,
  322. msm_mux_rx_swrm1,
  323. msm_mux_sd_card,
  324. msm_mux_sd_write,
  325. msm_mux_tsens_max,
  326. msm_mux_tx_swrm,
  327. msm_mux_tx_swrm0,
  328. msm_mux_tx_swrm1,
  329. msm_mux_tx_swrm2,
  330. msm_mux_wci20,
  331. msm_mux_wci21,
  332. msm_mux_wci22,
  333. msm_mux_wci23,
  334. msm_mux_wsa_swrm,
  335. msm_mux__,
  336. };
  337. static const char * const blsp3_uart_groups[] = {
  338. "gpio73", "gpio74", "gpio75", "gpio76",
  339. };
  340. static const char * const blsp3_i2c_groups[] = {
  341. "gpio73", "gpio74",
  342. };
  343. static const char * const blsp3_spi_groups[] = {
  344. "gpio73", "gpio74", "gpio75", "gpio76", "gpio77", "gpio78", "gpio79",
  345. };
  346. static const char * const wci20_groups[] = {
  347. "gpio0", "gpio2",
  348. };
  349. static const char * const qpic_pad_groups[] = {
  350. "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio9", "gpio10",
  351. "gpio11", "gpio17", "gpio15", "gpio12", "gpio13", "gpio14", "gpio5",
  352. "gpio6", "gpio7", "gpio8",
  353. };
  354. static const char * const burn0_groups[] = {
  355. "gpio0",
  356. };
  357. static const char * const mac12_groups[] = {
  358. "gpio1", "gpio11",
  359. };
  360. static const char * const qdss_tracectl_b_groups[] = {
  361. "gpio1",
  362. };
  363. static const char * const burn1_groups[] = {
  364. "gpio1",
  365. };
  366. static const char * const qdss_traceclk_b_groups[] = {
  367. "gpio0",
  368. };
  369. static const char * const qdss_tracedata_b_groups[] = {
  370. "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7", "gpio8", "gpio9",
  371. "gpio10", "gpio11", "gpio12", "gpio13", "gpio14", "gpio15", "gpio16",
  372. "gpio17",
  373. };
  374. static const char * const mac01_groups[] = {
  375. "gpio3", "gpio4",
  376. };
  377. static const char * const mac21_groups[] = {
  378. "gpio5", "gpio6",
  379. };
  380. static const char * const atest_char_groups[] = {
  381. "gpio9",
  382. };
  383. static const char * const cxc0_groups[] = {
  384. "gpio9", "gpio16",
  385. };
  386. static const char * const mac13_groups[] = {
  387. "gpio9", "gpio16",
  388. };
  389. static const char * const dbg_out_groups[] = {
  390. "gpio9",
  391. };
  392. static const char * const wci22_groups[] = {
  393. "gpio11", "gpio17",
  394. };
  395. static const char * const pwm00_groups[] = {
  396. "gpio18",
  397. };
  398. static const char * const atest_char0_groups[] = {
  399. "gpio18",
  400. };
  401. static const char * const wci23_groups[] = {
  402. "gpio18", "gpio19",
  403. };
  404. static const char * const mac11_groups[] = {
  405. "gpio18", "gpio19",
  406. };
  407. static const char * const pwm10_groups[] = {
  408. "gpio19",
  409. };
  410. static const char * const atest_char1_groups[] = {
  411. "gpio19",
  412. };
  413. static const char * const pwm20_groups[] = {
  414. "gpio20",
  415. };
  416. static const char * const atest_char2_groups[] = {
  417. "gpio20",
  418. };
  419. static const char * const pwm30_groups[] = {
  420. "gpio21",
  421. };
  422. static const char * const atest_char3_groups[] = {
  423. "gpio21",
  424. };
  425. static const char * const audio_txmclk_groups[] = {
  426. "gpio22",
  427. };
  428. static const char * const audio_txmclkin_groups[] = {
  429. "gpio22",
  430. };
  431. static const char * const pwm02_groups[] = {
  432. "gpio22",
  433. };
  434. static const char * const tx_swrm0_groups[] = {
  435. "gpio22",
  436. };
  437. static const char * const qdss_cti_trig_out_b0_groups[] = {
  438. "gpio22",
  439. };
  440. static const char * const audio_txbclk_groups[] = {
  441. "gpio23",
  442. };
  443. static const char * const pwm12_groups[] = {
  444. "gpio23",
  445. };
  446. static const char * const wsa_swrm_groups[] = {
  447. "gpio23", "gpio24",
  448. };
  449. static const char * const tx_swrm1_groups[] = {
  450. "gpio23",
  451. };
  452. static const char * const qdss_cti_trig_in_b0_groups[] = {
  453. "gpio23",
  454. };
  455. static const char * const audio_txfsync_groups[] = {
  456. "gpio24",
  457. };
  458. static const char * const pwm22_groups[] = {
  459. "gpio24",
  460. };
  461. static const char * const tx_swrm2_groups[] = {
  462. "gpio24",
  463. };
  464. static const char * const qdss_cti_trig_out_b1_groups[] = {
  465. "gpio24",
  466. };
  467. static const char * const audio0_groups[] = {
  468. "gpio25", "gpio32",
  469. };
  470. static const char * const pwm32_groups[] = {
  471. "gpio25",
  472. };
  473. static const char * const tx_swrm_groups[] = {
  474. "gpio25",
  475. };
  476. static const char * const qdss_cti_trig_in_b1_groups[] = {
  477. "gpio25",
  478. };
  479. static const char * const audio1_groups[] = {
  480. "gpio26", "gpio33",
  481. };
  482. static const char * const pwm04_groups[] = {
  483. "gpio26",
  484. };
  485. static const char * const audio2_groups[] = {
  486. "gpio27",
  487. };
  488. static const char * const pwm14_groups[] = {
  489. "gpio27",
  490. };
  491. static const char * const audio3_groups[] = {
  492. "gpio28",
  493. };
  494. static const char * const pwm24_groups[] = {
  495. "gpio28",
  496. };
  497. static const char * const audio_rxmclk_groups[] = {
  498. "gpio29",
  499. };
  500. static const char * const audio_rxmclkin_groups[] = {
  501. "gpio29",
  502. };
  503. static const char * const pwm03_groups[] = {
  504. "gpio29",
  505. };
  506. static const char * const lpass_pdm_groups[] = {
  507. "gpio29", "gpio30", "gpio31", "gpio32",
  508. };
  509. static const char * const lpass_aud_groups[] = {
  510. "gpio29",
  511. };
  512. static const char * const qdss_cti_trig_in_a1_groups[] = {
  513. "gpio29",
  514. };
  515. static const char * const audio_rxbclk_groups[] = {
  516. "gpio30",
  517. };
  518. static const char * const pwm13_groups[] = {
  519. "gpio30",
  520. };
  521. static const char * const lpass_aud0_groups[] = {
  522. "gpio30",
  523. };
  524. static const char * const rx_swrm_groups[] = {
  525. "gpio30",
  526. };
  527. static const char * const qdss_cti_trig_out_a1_groups[] = {
  528. "gpio30",
  529. };
  530. static const char * const audio_rxfsync_groups[] = {
  531. "gpio31",
  532. };
  533. static const char * const pwm23_groups[] = {
  534. "gpio31",
  535. };
  536. static const char * const lpass_aud1_groups[] = {
  537. "gpio31",
  538. };
  539. static const char * const rx_swrm0_groups[] = {
  540. "gpio31",
  541. };
  542. static const char * const qdss_cti_trig_in_a0_groups[] = {
  543. "gpio31",
  544. };
  545. static const char * const pwm33_groups[] = {
  546. "gpio32",
  547. };
  548. static const char * const lpass_aud2_groups[] = {
  549. "gpio32",
  550. };
  551. static const char * const rx_swrm1_groups[] = {
  552. "gpio32",
  553. };
  554. static const char * const qdss_cti_trig_out_a0_groups[] = {
  555. "gpio32",
  556. };
  557. static const char * const lpass_pcm_groups[] = {
  558. "gpio34", "gpio35", "gpio36", "gpio37",
  559. };
  560. static const char * const mac10_groups[] = {
  561. "gpio34", "gpio35",
  562. };
  563. static const char * const mac00_groups[] = {
  564. "gpio34", "gpio35",
  565. };
  566. static const char * const mac20_groups[] = {
  567. "gpio36", "gpio37",
  568. };
  569. static const char * const blsp0_uart_groups[] = {
  570. "gpio38", "gpio39", "gpio40", "gpio41",
  571. };
  572. static const char * const blsp0_i2c_groups[] = {
  573. "gpio38", "gpio39",
  574. };
  575. static const char * const blsp0_spi_groups[] = {
  576. "gpio38", "gpio39", "gpio40", "gpio41",
  577. };
  578. static const char * const blsp2_uart_groups[] = {
  579. "gpio42", "gpio43", "gpio44", "gpio45",
  580. };
  581. static const char * const blsp2_i2c_groups[] = {
  582. "gpio42", "gpio43",
  583. };
  584. static const char * const blsp2_spi_groups[] = {
  585. "gpio42", "gpio43", "gpio44", "gpio45",
  586. };
  587. static const char * const blsp5_i2c_groups[] = {
  588. "gpio46", "gpio47",
  589. };
  590. static const char * const blsp5_uart_groups[] = {
  591. "gpio48", "gpio49",
  592. };
  593. static const char * const qdss_traceclk_a_groups[] = {
  594. "gpio48",
  595. };
  596. static const char * const qdss_tracectl_a_groups[] = {
  597. "gpio49",
  598. };
  599. static const char * const pwm01_groups[] = {
  600. "gpio50",
  601. };
  602. static const char * const pta1_1_groups[] = {
  603. "gpio51",
  604. };
  605. static const char * const pwm11_groups[] = {
  606. "gpio51",
  607. };
  608. static const char * const rx1_groups[] = {
  609. "gpio51",
  610. };
  611. static const char * const pta1_2_groups[] = {
  612. "gpio52",
  613. };
  614. static const char * const pwm21_groups[] = {
  615. "gpio52",
  616. };
  617. static const char * const pta1_0_groups[] = {
  618. "gpio53",
  619. };
  620. static const char * const pwm31_groups[] = {
  621. "gpio53",
  622. };
  623. static const char * const prng_rosc_groups[] = {
  624. "gpio53",
  625. };
  626. static const char * const blsp4_uart_groups[] = {
  627. "gpio55", "gpio56", "gpio57", "gpio58",
  628. };
  629. static const char * const blsp4_i2c_groups[] = {
  630. "gpio55", "gpio56",
  631. };
  632. static const char * const blsp4_spi_groups[] = {
  633. "gpio55", "gpio56", "gpio57", "gpio58",
  634. };
  635. static const char * const pcie0_clk_groups[] = {
  636. "gpio59",
  637. };
  638. static const char * const cri_trng0_groups[] = {
  639. "gpio59",
  640. };
  641. static const char * const pcie0_rst_groups[] = {
  642. "gpio60",
  643. };
  644. static const char * const cri_trng1_groups[] = {
  645. "gpio60",
  646. };
  647. static const char * const pcie0_wake_groups[] = {
  648. "gpio61",
  649. };
  650. static const char * const cri_trng_groups[] = {
  651. "gpio61",
  652. };
  653. static const char * const sd_card_groups[] = {
  654. "gpio62",
  655. };
  656. static const char * const sd_write_groups[] = {
  657. "gpio63",
  658. };
  659. static const char * const rx0_groups[] = {
  660. "gpio63",
  661. };
  662. static const char * const tsens_max_groups[] = {
  663. "gpio63",
  664. };
  665. static const char * const mdc_groups[] = {
  666. "gpio64",
  667. };
  668. static const char * const qdss_tracedata_a_groups[] = {
  669. "gpio64", "gpio65", "gpio66", "gpio67", "gpio68", "gpio69", "gpio70",
  670. "gpio71", "gpio72", "gpio73", "gpio74", "gpio75", "gpio76", "gpio77",
  671. "gpio78", "gpio79",
  672. };
  673. static const char * const mdio_groups[] = {
  674. "gpio65",
  675. };
  676. static const char * const pta2_0_groups[] = {
  677. "gpio66",
  678. };
  679. static const char * const wci21_groups[] = {
  680. "gpio66", "gpio68",
  681. };
  682. static const char * const cxc1_groups[] = {
  683. "gpio66", "gpio68",
  684. };
  685. static const char * const pta2_1_groups[] = {
  686. "gpio67",
  687. };
  688. static const char * const pta2_2_groups[] = {
  689. "gpio68",
  690. };
  691. static const char * const blsp1_uart_groups[] = {
  692. "gpio69", "gpio70", "gpio71", "gpio72",
  693. };
  694. static const char * const blsp1_i2c_groups[] = {
  695. "gpio69", "gpio70",
  696. };
  697. static const char * const blsp1_spi_groups[] = {
  698. "gpio69", "gpio70", "gpio71", "gpio72",
  699. };
  700. static const char * const gcc_plltest_groups[] = {
  701. "gpio69", "gpio71",
  702. };
  703. static const char * const gcc_tlmm_groups[] = {
  704. "gpio70",
  705. };
  706. static const char * const gpio_groups[] = {
  707. "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7",
  708. "gpio8", "gpio9", "gpio10", "gpio11", "gpio12", "gpio13", "gpio14",
  709. "gpio15", "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21",
  710. "gpio22", "gpio23", "gpio24", "gpio25", "gpio26", "gpio27", "gpio28",
  711. "gpio29", "gpio30", "gpio31", "gpio32", "gpio33", "gpio34", "gpio35",
  712. "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42",
  713. "gpio43", "gpio44", "gpio45", "gpio46", "gpio47", "gpio48", "gpio49",
  714. "gpio50", "gpio51", "gpio52", "gpio53", "gpio54", "gpio55", "gpio56",
  715. "gpio57", "gpio58", "gpio59", "gpio60", "gpio61", "gpio62", "gpio63",
  716. "gpio64", "gpio65", "gpio66", "gpio67", "gpio68", "gpio69", "gpio70",
  717. "gpio71", "gpio72", "gpio73", "gpio74", "gpio75", "gpio76", "gpio77",
  718. "gpio78", "gpio79",
  719. };
  720. static const struct pinfunction ipq6018_functions[] = {
  721. MSM_PIN_FUNCTION(atest_char),
  722. MSM_PIN_FUNCTION(atest_char0),
  723. MSM_PIN_FUNCTION(atest_char1),
  724. MSM_PIN_FUNCTION(atest_char2),
  725. MSM_PIN_FUNCTION(atest_char3),
  726. MSM_PIN_FUNCTION(audio0),
  727. MSM_PIN_FUNCTION(audio1),
  728. MSM_PIN_FUNCTION(audio2),
  729. MSM_PIN_FUNCTION(audio3),
  730. MSM_PIN_FUNCTION(audio_rxbclk),
  731. MSM_PIN_FUNCTION(audio_rxfsync),
  732. MSM_PIN_FUNCTION(audio_rxmclk),
  733. MSM_PIN_FUNCTION(audio_rxmclkin),
  734. MSM_PIN_FUNCTION(audio_txbclk),
  735. MSM_PIN_FUNCTION(audio_txfsync),
  736. MSM_PIN_FUNCTION(audio_txmclk),
  737. MSM_PIN_FUNCTION(audio_txmclkin),
  738. MSM_PIN_FUNCTION(blsp0_i2c),
  739. MSM_PIN_FUNCTION(blsp0_spi),
  740. MSM_PIN_FUNCTION(blsp0_uart),
  741. MSM_PIN_FUNCTION(blsp1_i2c),
  742. MSM_PIN_FUNCTION(blsp1_spi),
  743. MSM_PIN_FUNCTION(blsp1_uart),
  744. MSM_PIN_FUNCTION(blsp2_i2c),
  745. MSM_PIN_FUNCTION(blsp2_spi),
  746. MSM_PIN_FUNCTION(blsp2_uart),
  747. MSM_PIN_FUNCTION(blsp3_i2c),
  748. MSM_PIN_FUNCTION(blsp3_spi),
  749. MSM_PIN_FUNCTION(blsp3_uart),
  750. MSM_PIN_FUNCTION(blsp4_i2c),
  751. MSM_PIN_FUNCTION(blsp4_spi),
  752. MSM_PIN_FUNCTION(blsp4_uart),
  753. MSM_PIN_FUNCTION(blsp5_i2c),
  754. MSM_PIN_FUNCTION(blsp5_uart),
  755. MSM_PIN_FUNCTION(burn0),
  756. MSM_PIN_FUNCTION(burn1),
  757. MSM_PIN_FUNCTION(cri_trng),
  758. MSM_PIN_FUNCTION(cri_trng0),
  759. MSM_PIN_FUNCTION(cri_trng1),
  760. MSM_PIN_FUNCTION(cxc0),
  761. MSM_PIN_FUNCTION(cxc1),
  762. MSM_PIN_FUNCTION(dbg_out),
  763. MSM_PIN_FUNCTION(gcc_plltest),
  764. MSM_PIN_FUNCTION(gcc_tlmm),
  765. MSM_PIN_FUNCTION(gpio),
  766. MSM_PIN_FUNCTION(lpass_aud),
  767. MSM_PIN_FUNCTION(lpass_aud0),
  768. MSM_PIN_FUNCTION(lpass_aud1),
  769. MSM_PIN_FUNCTION(lpass_aud2),
  770. MSM_PIN_FUNCTION(lpass_pcm),
  771. MSM_PIN_FUNCTION(lpass_pdm),
  772. MSM_PIN_FUNCTION(mac00),
  773. MSM_PIN_FUNCTION(mac01),
  774. MSM_PIN_FUNCTION(mac10),
  775. MSM_PIN_FUNCTION(mac11),
  776. MSM_PIN_FUNCTION(mac12),
  777. MSM_PIN_FUNCTION(mac13),
  778. MSM_PIN_FUNCTION(mac20),
  779. MSM_PIN_FUNCTION(mac21),
  780. MSM_PIN_FUNCTION(mdc),
  781. MSM_PIN_FUNCTION(mdio),
  782. MSM_PIN_FUNCTION(pcie0_clk),
  783. MSM_PIN_FUNCTION(pcie0_rst),
  784. MSM_PIN_FUNCTION(pcie0_wake),
  785. MSM_PIN_FUNCTION(prng_rosc),
  786. MSM_PIN_FUNCTION(pta1_0),
  787. MSM_PIN_FUNCTION(pta1_1),
  788. MSM_PIN_FUNCTION(pta1_2),
  789. MSM_PIN_FUNCTION(pta2_0),
  790. MSM_PIN_FUNCTION(pta2_1),
  791. MSM_PIN_FUNCTION(pta2_2),
  792. MSM_PIN_FUNCTION(pwm00),
  793. MSM_PIN_FUNCTION(pwm01),
  794. MSM_PIN_FUNCTION(pwm02),
  795. MSM_PIN_FUNCTION(pwm03),
  796. MSM_PIN_FUNCTION(pwm04),
  797. MSM_PIN_FUNCTION(pwm10),
  798. MSM_PIN_FUNCTION(pwm11),
  799. MSM_PIN_FUNCTION(pwm12),
  800. MSM_PIN_FUNCTION(pwm13),
  801. MSM_PIN_FUNCTION(pwm14),
  802. MSM_PIN_FUNCTION(pwm20),
  803. MSM_PIN_FUNCTION(pwm21),
  804. MSM_PIN_FUNCTION(pwm22),
  805. MSM_PIN_FUNCTION(pwm23),
  806. MSM_PIN_FUNCTION(pwm24),
  807. MSM_PIN_FUNCTION(pwm30),
  808. MSM_PIN_FUNCTION(pwm31),
  809. MSM_PIN_FUNCTION(pwm32),
  810. MSM_PIN_FUNCTION(pwm33),
  811. MSM_PIN_FUNCTION(qdss_cti_trig_in_a0),
  812. MSM_PIN_FUNCTION(qdss_cti_trig_in_a1),
  813. MSM_PIN_FUNCTION(qdss_cti_trig_out_a0),
  814. MSM_PIN_FUNCTION(qdss_cti_trig_out_a1),
  815. MSM_PIN_FUNCTION(qdss_cti_trig_in_b0),
  816. MSM_PIN_FUNCTION(qdss_cti_trig_in_b1),
  817. MSM_PIN_FUNCTION(qdss_cti_trig_out_b0),
  818. MSM_PIN_FUNCTION(qdss_cti_trig_out_b1),
  819. MSM_PIN_FUNCTION(qdss_traceclk_a),
  820. MSM_PIN_FUNCTION(qdss_tracectl_a),
  821. MSM_PIN_FUNCTION(qdss_tracedata_a),
  822. MSM_PIN_FUNCTION(qdss_traceclk_b),
  823. MSM_PIN_FUNCTION(qdss_tracectl_b),
  824. MSM_PIN_FUNCTION(qdss_tracedata_b),
  825. MSM_PIN_FUNCTION(qpic_pad),
  826. MSM_PIN_FUNCTION(rx0),
  827. MSM_PIN_FUNCTION(rx1),
  828. MSM_PIN_FUNCTION(rx_swrm),
  829. MSM_PIN_FUNCTION(rx_swrm0),
  830. MSM_PIN_FUNCTION(rx_swrm1),
  831. MSM_PIN_FUNCTION(sd_card),
  832. MSM_PIN_FUNCTION(sd_write),
  833. MSM_PIN_FUNCTION(tsens_max),
  834. MSM_PIN_FUNCTION(tx_swrm),
  835. MSM_PIN_FUNCTION(tx_swrm0),
  836. MSM_PIN_FUNCTION(tx_swrm1),
  837. MSM_PIN_FUNCTION(tx_swrm2),
  838. MSM_PIN_FUNCTION(wci20),
  839. MSM_PIN_FUNCTION(wci21),
  840. MSM_PIN_FUNCTION(wci22),
  841. MSM_PIN_FUNCTION(wci23),
  842. MSM_PIN_FUNCTION(wsa_swrm),
  843. };
  844. static const struct msm_pingroup ipq6018_groups[] = {
  845. PINGROUP(0, qpic_pad, wci20, qdss_traceclk_b, _, burn0, _, _, _, _),
  846. PINGROUP(1, qpic_pad, mac12, qdss_tracectl_b, _, burn1, _, _, _, _),
  847. PINGROUP(2, qpic_pad, wci20, qdss_tracedata_b, _, _, _, _, _, _),
  848. PINGROUP(3, qpic_pad, mac01, qdss_tracedata_b, _, _, _, _, _, _),
  849. PINGROUP(4, qpic_pad, mac01, qdss_tracedata_b, _, _, _, _, _, _),
  850. PINGROUP(5, qpic_pad, mac21, qdss_tracedata_b, _, _, _, _, _, _),
  851. PINGROUP(6, qpic_pad, mac21, qdss_tracedata_b, _, _, _, _, _, _),
  852. PINGROUP(7, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  853. PINGROUP(8, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  854. PINGROUP(9, qpic_pad, atest_char, cxc0, mac13, dbg_out, qdss_tracedata_b, _, _, _),
  855. PINGROUP(10, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  856. PINGROUP(11, qpic_pad, wci22, mac12, qdss_tracedata_b, _, _, _, _, _),
  857. PINGROUP(12, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  858. PINGROUP(13, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  859. PINGROUP(14, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  860. PINGROUP(15, qpic_pad, qdss_tracedata_b, _, _, _, _, _, _, _),
  861. PINGROUP(16, qpic_pad, cxc0, mac13, qdss_tracedata_b, _, _, _, _, _),
  862. PINGROUP(17, qpic_pad, qdss_tracedata_b, wci22, _, _, _, _, _, _),
  863. PINGROUP(18, pwm00, atest_char0, wci23, mac11, _, _, _, _, _),
  864. PINGROUP(19, pwm10, atest_char1, wci23, mac11, _, _, _, _, _),
  865. PINGROUP(20, pwm20, atest_char2, _, _, _, _, _, _, _),
  866. PINGROUP(21, pwm30, atest_char3, _, _, _, _, _, _, _),
  867. PINGROUP(22, audio_txmclk, audio_txmclkin, pwm02, tx_swrm0, _, qdss_cti_trig_out_b0, _, _, _),
  868. PINGROUP(23, audio_txbclk, pwm12, wsa_swrm, tx_swrm1, _, qdss_cti_trig_in_b0, _, _, _),
  869. PINGROUP(24, audio_txfsync, pwm22, wsa_swrm, tx_swrm2, _, qdss_cti_trig_out_b1, _, _, _),
  870. PINGROUP(25, audio0, pwm32, tx_swrm, _, qdss_cti_trig_in_b1, _, _, _, _),
  871. PINGROUP(26, audio1, pwm04, _, _, _, _, _, _, _),
  872. PINGROUP(27, audio2, pwm14, _, _, _, _, _, _, _),
  873. PINGROUP(28, audio3, pwm24, _, _, _, _, _, _, _),
  874. PINGROUP(29, audio_rxmclk, audio_rxmclkin, pwm03, lpass_pdm, lpass_aud, qdss_cti_trig_in_a1, _, _, _),
  875. PINGROUP(30, audio_rxbclk, pwm13, lpass_pdm, lpass_aud0, rx_swrm, _, qdss_cti_trig_out_a1, _, _),
  876. PINGROUP(31, audio_rxfsync, pwm23, lpass_pdm, lpass_aud1, rx_swrm0, _, qdss_cti_trig_in_a0, _, _),
  877. PINGROUP(32, audio0, pwm33, lpass_pdm, lpass_aud2, rx_swrm1, _, qdss_cti_trig_out_a0, _, _),
  878. PINGROUP(33, audio1, _, _, _, _, _, _, _, _),
  879. PINGROUP(34, lpass_pcm, mac10, mac00, _, _, _, _, _, _),
  880. PINGROUP(35, lpass_pcm, mac10, mac00, _, _, _, _, _, _),
  881. PINGROUP(36, lpass_pcm, mac20, _, _, _, _, _, _, _),
  882. PINGROUP(37, lpass_pcm, mac20, _, _, _, _, _, _, _),
  883. PINGROUP(38, blsp0_uart, blsp0_i2c, blsp0_spi, _, _, _, _, _, _),
  884. PINGROUP(39, blsp0_uart, blsp0_i2c, blsp0_spi, _, _, _, _, _, _),
  885. PINGROUP(40, blsp0_uart, blsp0_spi, _, _, _, _, _, _, _),
  886. PINGROUP(41, blsp0_uart, blsp0_spi, _, _, _, _, _, _, _),
  887. PINGROUP(42, blsp2_uart, blsp2_i2c, blsp2_spi, _, _, _, _, _, _),
  888. PINGROUP(43, blsp2_uart, blsp2_i2c, blsp2_spi, _, _, _, _, _, _),
  889. PINGROUP(44, blsp2_uart, blsp2_spi, _, _, _, _, _, _, _),
  890. PINGROUP(45, blsp2_uart, blsp2_spi, _, _, _, _, _, _, _),
  891. PINGROUP(46, blsp5_i2c, _, _, _, _, _, _, _, _),
  892. PINGROUP(47, blsp5_i2c, _, _, _, _, _, _, _, _),
  893. PINGROUP(48, blsp5_uart, _, qdss_traceclk_a, _, _, _, _, _, _),
  894. PINGROUP(49, blsp5_uart, _, qdss_tracectl_a, _, _, _, _, _, _),
  895. PINGROUP(50, pwm01, _, _, _, _, _, _, _, _),
  896. PINGROUP(51, pta1_1, pwm11, _, rx1, _, _, _, _, _),
  897. PINGROUP(52, pta1_2, pwm21, _, _, _, _, _, _, _),
  898. PINGROUP(53, pta1_0, pwm31, prng_rosc, _, _, _, _, _, _),
  899. PINGROUP(54, _, _, _, _, _, _, _, _, _),
  900. PINGROUP(55, blsp4_uart, blsp4_i2c, blsp4_spi, _, _, _, _, _, _),
  901. PINGROUP(56, blsp4_uart, blsp4_i2c, blsp4_spi, _, _, _, _, _, _),
  902. PINGROUP(57, blsp4_uart, blsp4_spi, _, _, _, _, _, _, _),
  903. PINGROUP(58, blsp4_uart, blsp4_spi, _, _, _, _, _, _, _),
  904. PINGROUP(59, pcie0_clk, _, _, cri_trng0, _, _, _, _, _),
  905. PINGROUP(60, pcie0_rst, _, _, cri_trng1, _, _, _, _, _),
  906. PINGROUP(61, pcie0_wake, _, _, cri_trng, _, _, _, _, _),
  907. PINGROUP(62, sd_card, _, _, _, _, _, _, _, _),
  908. PINGROUP(63, sd_write, rx0, _, tsens_max, _, _, _, _, _),
  909. PINGROUP(64, mdc, _, qdss_tracedata_a, _, _, _, _, _, _),
  910. PINGROUP(65, mdio, _, qdss_tracedata_a, _, _, _, _, _, _),
  911. PINGROUP(66, pta2_0, wci21, cxc1, qdss_tracedata_a, _, _, _, _, _),
  912. PINGROUP(67, pta2_1, qdss_tracedata_a, _, _, _, _, _, _, _),
  913. PINGROUP(68, pta2_2, wci21, cxc1, qdss_tracedata_a, _, _, _, _, _),
  914. PINGROUP(69, blsp1_uart, blsp1_i2c, blsp1_spi, gcc_plltest, qdss_tracedata_a, _, _, _, _),
  915. PINGROUP(70, blsp1_uart, blsp1_i2c, blsp1_spi, gcc_tlmm, qdss_tracedata_a, _, _, _, _),
  916. PINGROUP(71, blsp1_uart, blsp1_spi, gcc_plltest, qdss_tracedata_a, _, _, _, _, _),
  917. PINGROUP(72, blsp1_uart, blsp1_spi, qdss_tracedata_a, _, _, _, _, _, _),
  918. PINGROUP(73, blsp3_uart, blsp3_i2c, blsp3_spi, _, qdss_tracedata_a, _, _, _, _),
  919. PINGROUP(74, blsp3_uart, blsp3_i2c, blsp3_spi, _, qdss_tracedata_a, _, _, _, _),
  920. PINGROUP(75, blsp3_uart, blsp3_spi, _, qdss_tracedata_a, _, _, _, _, _),
  921. PINGROUP(76, blsp3_uart, blsp3_spi, _, qdss_tracedata_a, _, _, _, _, _),
  922. PINGROUP(77, blsp3_spi, _, qdss_tracedata_a, _, _, _, _, _, _),
  923. PINGROUP(78, blsp3_spi, _, qdss_tracedata_a, _, _, _, _, _, _),
  924. PINGROUP(79, blsp3_spi, _, qdss_tracedata_a, _, _, _, _, _, _),
  925. };
  926. static const struct msm_pinctrl_soc_data ipq6018_pinctrl = {
  927. .pins = ipq6018_pins,
  928. .npins = ARRAY_SIZE(ipq6018_pins),
  929. .functions = ipq6018_functions,
  930. .nfunctions = ARRAY_SIZE(ipq6018_functions),
  931. .groups = ipq6018_groups,
  932. .ngroups = ARRAY_SIZE(ipq6018_groups),
  933. .ngpios = 80,
  934. };
  935. static int ipq6018_pinctrl_probe(struct platform_device *pdev)
  936. {
  937. return msm_pinctrl_probe(pdev, &ipq6018_pinctrl);
  938. }
  939. static const struct of_device_id ipq6018_pinctrl_of_match[] = {
  940. { .compatible = "qcom,ipq6018-pinctrl", },
  941. { },
  942. };
  943. static struct platform_driver ipq6018_pinctrl_driver = {
  944. .driver = {
  945. .name = "ipq6018-pinctrl",
  946. .of_match_table = ipq6018_pinctrl_of_match,
  947. },
  948. .probe = ipq6018_pinctrl_probe,
  949. .remove_new = msm_pinctrl_remove,
  950. };
  951. static int __init ipq6018_pinctrl_init(void)
  952. {
  953. return platform_driver_register(&ipq6018_pinctrl_driver);
  954. }
  955. arch_initcall(ipq6018_pinctrl_init);
  956. static void __exit ipq6018_pinctrl_exit(void)
  957. {
  958. platform_driver_unregister(&ipq6018_pinctrl_driver);
  959. }
  960. module_exit(ipq6018_pinctrl_exit);
  961. MODULE_DESCRIPTION("QTI ipq6018 pinctrl driver");
  962. MODULE_LICENSE("GPL v2");
  963. MODULE_DEVICE_TABLE(of, ipq6018_pinctrl_of_match);