r8a779a0-sysc.c 2.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Renesas R-Car V3U System Controller
  4. *
  5. * Copyright (C) 2020 Renesas Electronics Corp.
  6. */
  7. #include <linux/kernel.h>
  8. #include <dt-bindings/power/r8a779a0-sysc.h>
  9. #include "rcar-gen4-sysc.h"
  10. static struct rcar_gen4_sysc_area r8a779a0_areas[] __initdata = {
  11. { "always-on", R8A779A0_PD_ALWAYS_ON, -1, PD_ALWAYS_ON },
  12. { "a3e0", R8A779A0_PD_A3E0, R8A779A0_PD_ALWAYS_ON, PD_SCU },
  13. { "a3e1", R8A779A0_PD_A3E1, R8A779A0_PD_ALWAYS_ON, PD_SCU },
  14. { "a2e0d0", R8A779A0_PD_A2E0D0, R8A779A0_PD_A3E0, PD_SCU },
  15. { "a2e0d1", R8A779A0_PD_A2E0D1, R8A779A0_PD_A3E0, PD_SCU },
  16. { "a2e1d0", R8A779A0_PD_A2E1D0, R8A779A0_PD_A3E1, PD_SCU },
  17. { "a2e1d1", R8A779A0_PD_A2E1D1, R8A779A0_PD_A3E1, PD_SCU },
  18. { "a1e0d0c0", R8A779A0_PD_A1E0D0C0, R8A779A0_PD_A2E0D0, PD_CPU_NOCR },
  19. { "a1e0d0c1", R8A779A0_PD_A1E0D0C1, R8A779A0_PD_A2E0D0, PD_CPU_NOCR },
  20. { "a1e0d1c0", R8A779A0_PD_A1E0D1C0, R8A779A0_PD_A2E0D1, PD_CPU_NOCR },
  21. { "a1e0d1c1", R8A779A0_PD_A1E0D1C1, R8A779A0_PD_A2E0D1, PD_CPU_NOCR },
  22. { "a1e1d0c0", R8A779A0_PD_A1E1D0C0, R8A779A0_PD_A2E1D0, PD_CPU_NOCR },
  23. { "a1e1d0c1", R8A779A0_PD_A1E1D0C1, R8A779A0_PD_A2E1D0, PD_CPU_NOCR },
  24. { "a1e1d1c0", R8A779A0_PD_A1E1D1C0, R8A779A0_PD_A2E1D1, PD_CPU_NOCR },
  25. { "a1e1d1c1", R8A779A0_PD_A1E1D1C1, R8A779A0_PD_A2E1D1, PD_CPU_NOCR },
  26. { "3dg-a", R8A779A0_PD_3DG_A, R8A779A0_PD_ALWAYS_ON },
  27. { "3dg-b", R8A779A0_PD_3DG_B, R8A779A0_PD_3DG_A },
  28. { "a3vip0", R8A779A0_PD_A3VIP0, R8A779A0_PD_ALWAYS_ON },
  29. { "a3vip1", R8A779A0_PD_A3VIP1, R8A779A0_PD_ALWAYS_ON },
  30. { "a3vip3", R8A779A0_PD_A3VIP3, R8A779A0_PD_ALWAYS_ON },
  31. { "a3vip2", R8A779A0_PD_A3VIP2, R8A779A0_PD_ALWAYS_ON },
  32. { "a3isp01", R8A779A0_PD_A3ISP01, R8A779A0_PD_ALWAYS_ON },
  33. { "a3isp23", R8A779A0_PD_A3ISP23, R8A779A0_PD_ALWAYS_ON },
  34. { "a3ir", R8A779A0_PD_A3IR, R8A779A0_PD_ALWAYS_ON },
  35. { "a2cn0", R8A779A0_PD_A2CN0, R8A779A0_PD_A3IR },
  36. { "a2imp01", R8A779A0_PD_A2IMP01, R8A779A0_PD_A3IR },
  37. { "a2dp0", R8A779A0_PD_A2DP0, R8A779A0_PD_A3IR },
  38. { "a2cv0", R8A779A0_PD_A2CV0, R8A779A0_PD_A3IR },
  39. { "a2cv1", R8A779A0_PD_A2CV1, R8A779A0_PD_A3IR },
  40. { "a2cv4", R8A779A0_PD_A2CV4, R8A779A0_PD_A3IR },
  41. { "a2cv6", R8A779A0_PD_A2CV6, R8A779A0_PD_A3IR },
  42. { "a2cn2", R8A779A0_PD_A2CN2, R8A779A0_PD_A3IR },
  43. { "a2imp23", R8A779A0_PD_A2IMP23, R8A779A0_PD_A3IR },
  44. { "a2dp1", R8A779A0_PD_A2DP1, R8A779A0_PD_A3IR },
  45. { "a2cv2", R8A779A0_PD_A2CV2, R8A779A0_PD_A3IR },
  46. { "a2cv3", R8A779A0_PD_A2CV3, R8A779A0_PD_A3IR },
  47. { "a2cv5", R8A779A0_PD_A2CV5, R8A779A0_PD_A3IR },
  48. { "a2cv7", R8A779A0_PD_A2CV7, R8A779A0_PD_A3IR },
  49. { "a2cn1", R8A779A0_PD_A2CN1, R8A779A0_PD_A3IR },
  50. { "a1cnn0", R8A779A0_PD_A1CNN0, R8A779A0_PD_A2CN0 },
  51. { "a1cnn2", R8A779A0_PD_A1CNN2, R8A779A0_PD_A2CN2 },
  52. { "a1dsp0", R8A779A0_PD_A1DSP0, R8A779A0_PD_A2CN2 },
  53. { "a1cnn1", R8A779A0_PD_A1CNN1, R8A779A0_PD_A2CN1 },
  54. { "a1dsp1", R8A779A0_PD_A1DSP1, R8A779A0_PD_A2CN1 },
  55. };
  56. const struct rcar_gen4_sysc_info r8a779a0_sysc_info __initconst = {
  57. .areas = r8a779a0_areas,
  58. .num_areas = ARRAY_SIZE(r8a779a0_areas),
  59. };