tsens-v2.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2015, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2018, Linaro Limited
  5. */
  6. #include <linux/bitops.h>
  7. #include <linux/regmap.h>
  8. #include "tsens.h"
  9. /* ----- SROT ------ */
  10. #define SROT_HW_VER_OFF 0x0000
  11. #define SROT_CTRL_OFF 0x0004
  12. /* ----- TM ------ */
  13. #define TM_INT_EN_OFF 0x0004
  14. #define TM_UPPER_LOWER_INT_STATUS_OFF 0x0008
  15. #define TM_UPPER_LOWER_INT_CLEAR_OFF 0x000c
  16. #define TM_UPPER_LOWER_INT_MASK_OFF 0x0010
  17. #define TM_CRITICAL_INT_STATUS_OFF 0x0014
  18. #define TM_CRITICAL_INT_CLEAR_OFF 0x0018
  19. #define TM_CRITICAL_INT_MASK_OFF 0x001c
  20. #define TM_Sn_UPPER_LOWER_THRESHOLD_OFF 0x0020
  21. #define TM_Sn_CRITICAL_THRESHOLD_OFF 0x0060
  22. #define TM_Sn_STATUS_OFF 0x00a0
  23. #define TM_TRDY_OFF 0x00e4
  24. #define TM_WDOG_LOG_OFF 0x013c
  25. /* v2.x: 8996, 8998, sdm845 */
  26. static struct tsens_features tsens_v2_feat = {
  27. .ver_major = VER_2_X,
  28. .crit_int = 1,
  29. .combo_int = 0,
  30. .adc = 0,
  31. .srot_split = 1,
  32. .max_sensors = 16,
  33. .trip_min_temp = -40000,
  34. .trip_max_temp = 120000,
  35. };
  36. static struct tsens_features ipq8074_feat = {
  37. .ver_major = VER_2_X,
  38. .crit_int = 1,
  39. .combo_int = 1,
  40. .adc = 0,
  41. .srot_split = 1,
  42. .max_sensors = 16,
  43. .trip_min_temp = 0,
  44. .trip_max_temp = 204000,
  45. };
  46. static const struct reg_field tsens_v2_regfields[MAX_REGFIELDS] = {
  47. /* ----- SROT ------ */
  48. /* VERSION */
  49. [VER_MAJOR] = REG_FIELD(SROT_HW_VER_OFF, 28, 31),
  50. [VER_MINOR] = REG_FIELD(SROT_HW_VER_OFF, 16, 27),
  51. [VER_STEP] = REG_FIELD(SROT_HW_VER_OFF, 0, 15),
  52. /* CTRL_OFF */
  53. [TSENS_EN] = REG_FIELD(SROT_CTRL_OFF, 0, 0),
  54. [TSENS_SW_RST] = REG_FIELD(SROT_CTRL_OFF, 1, 1),
  55. /* ----- TM ------ */
  56. /* INTERRUPT ENABLE */
  57. /* v2 has separate enables for UPPER/LOWER/CRITICAL interrupts */
  58. [INT_EN] = REG_FIELD(TM_INT_EN_OFF, 0, 2),
  59. /* TEMPERATURE THRESHOLDS */
  60. REG_FIELD_FOR_EACH_SENSOR16(LOW_THRESH, TM_Sn_UPPER_LOWER_THRESHOLD_OFF, 0, 11),
  61. REG_FIELD_FOR_EACH_SENSOR16(UP_THRESH, TM_Sn_UPPER_LOWER_THRESHOLD_OFF, 12, 23),
  62. REG_FIELD_FOR_EACH_SENSOR16(CRIT_THRESH, TM_Sn_CRITICAL_THRESHOLD_OFF, 0, 11),
  63. /* INTERRUPTS [CLEAR/STATUS/MASK] */
  64. REG_FIELD_SPLIT_BITS_0_15(LOW_INT_STATUS, TM_UPPER_LOWER_INT_STATUS_OFF),
  65. REG_FIELD_SPLIT_BITS_0_15(LOW_INT_CLEAR, TM_UPPER_LOWER_INT_CLEAR_OFF),
  66. REG_FIELD_SPLIT_BITS_0_15(LOW_INT_MASK, TM_UPPER_LOWER_INT_MASK_OFF),
  67. REG_FIELD_SPLIT_BITS_16_31(UP_INT_STATUS, TM_UPPER_LOWER_INT_STATUS_OFF),
  68. REG_FIELD_SPLIT_BITS_16_31(UP_INT_CLEAR, TM_UPPER_LOWER_INT_CLEAR_OFF),
  69. REG_FIELD_SPLIT_BITS_16_31(UP_INT_MASK, TM_UPPER_LOWER_INT_MASK_OFF),
  70. REG_FIELD_SPLIT_BITS_0_15(CRIT_INT_STATUS, TM_CRITICAL_INT_STATUS_OFF),
  71. REG_FIELD_SPLIT_BITS_0_15(CRIT_INT_CLEAR, TM_CRITICAL_INT_CLEAR_OFF),
  72. REG_FIELD_SPLIT_BITS_0_15(CRIT_INT_MASK, TM_CRITICAL_INT_MASK_OFF),
  73. /* WATCHDOG on v2.3 or later */
  74. [WDOG_BARK_STATUS] = REG_FIELD(TM_CRITICAL_INT_STATUS_OFF, 31, 31),
  75. [WDOG_BARK_CLEAR] = REG_FIELD(TM_CRITICAL_INT_CLEAR_OFF, 31, 31),
  76. [WDOG_BARK_MASK] = REG_FIELD(TM_CRITICAL_INT_MASK_OFF, 31, 31),
  77. [CC_MON_STATUS] = REG_FIELD(TM_CRITICAL_INT_STATUS_OFF, 30, 30),
  78. [CC_MON_CLEAR] = REG_FIELD(TM_CRITICAL_INT_CLEAR_OFF, 30, 30),
  79. [CC_MON_MASK] = REG_FIELD(TM_CRITICAL_INT_MASK_OFF, 30, 30),
  80. [WDOG_BARK_COUNT] = REG_FIELD(TM_WDOG_LOG_OFF, 0, 7),
  81. /* Sn_STATUS */
  82. REG_FIELD_FOR_EACH_SENSOR16(LAST_TEMP, TM_Sn_STATUS_OFF, 0, 11),
  83. REG_FIELD_FOR_EACH_SENSOR16(VALID, TM_Sn_STATUS_OFF, 21, 21),
  84. /* xxx_STATUS bits: 1 == threshold violated */
  85. REG_FIELD_FOR_EACH_SENSOR16(MIN_STATUS, TM_Sn_STATUS_OFF, 16, 16),
  86. REG_FIELD_FOR_EACH_SENSOR16(LOWER_STATUS, TM_Sn_STATUS_OFF, 17, 17),
  87. REG_FIELD_FOR_EACH_SENSOR16(UPPER_STATUS, TM_Sn_STATUS_OFF, 18, 18),
  88. REG_FIELD_FOR_EACH_SENSOR16(CRITICAL_STATUS, TM_Sn_STATUS_OFF, 19, 19),
  89. REG_FIELD_FOR_EACH_SENSOR16(MAX_STATUS, TM_Sn_STATUS_OFF, 20, 20),
  90. /* TRDY: 1=ready, 0=in progress */
  91. [TRDY] = REG_FIELD(TM_TRDY_OFF, 0, 0),
  92. };
  93. static const struct tsens_ops ops_generic_v2 = {
  94. .init = init_common,
  95. .get_temp = get_temp_tsens_valid,
  96. .resume = tsens_resume_common,
  97. };
  98. struct tsens_plat_data data_tsens_v2 = {
  99. .ops = &ops_generic_v2,
  100. .feat = &tsens_v2_feat,
  101. .fields = tsens_v2_regfields,
  102. };
  103. struct tsens_plat_data data_ipq8074 = {
  104. .ops = &ops_generic_v2,
  105. .feat = &ipq8074_feat,
  106. .fields = tsens_v2_regfields,
  107. };
  108. /* Kept around for backward compatibility with old msm8996.dtsi */
  109. struct tsens_plat_data data_8996 = {
  110. .num_sensors = 13,
  111. .ops = &ops_generic_v2,
  112. .feat = &tsens_v2_feat,
  113. .fields = tsens_v2_regfields,
  114. };