| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126 |
- /* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
- /*
- * Copyright (c) 2023 Amlogic, Inc. All rights reserved.
- * Author: Huqiang Qin <huqiang.qin@amlogic.com>
- */
- #ifndef _DT_BINDINGS_IRQ_MESON_G12A_GPIO_H
- #define _DT_BINDINGS_IRQ_MESON_G12A_GPIO_H
- /* IRQID[11:0] - GPIOAO[11:0] */
- #define IRQID_GPIOAO_0 0
- #define IRQID_GPIOAO_1 1
- #define IRQID_GPIOAO_2 2
- #define IRQID_GPIOAO_3 3
- #define IRQID_GPIOAO_4 4
- #define IRQID_GPIOAO_5 5
- #define IRQID_GPIOAO_6 6
- #define IRQID_GPIOAO_7 7
- #define IRQID_GPIOAO_8 8
- #define IRQID_GPIOAO_9 9
- #define IRQID_GPIOAO_10 10
- #define IRQID_GPIOAO_11 11
- /* IRQID[27:12] - GPIOZ[15:0] */
- #define IRQID_GPIOZ_0 12
- #define IRQID_GPIOZ_1 13
- #define IRQID_GPIOZ_2 14
- #define IRQID_GPIOZ_3 15
- #define IRQID_GPIOZ_4 16
- #define IRQID_GPIOZ_5 17
- #define IRQID_GPIOZ_6 18
- #define IRQID_GPIOZ_7 19
- #define IRQID_GPIOZ_8 20
- #define IRQID_GPIOZ_9 21
- #define IRQID_GPIOZ_10 22
- #define IRQID_GPIOZ_11 23
- #define IRQID_GPIOZ_12 24
- #define IRQID_GPIOZ_13 25
- #define IRQID_GPIOZ_14 26
- #define IRQID_GPIOZ_15 27
- /* IRQID[36:28] - GPIOH[8:0] */
- #define IRQID_GPIOH_0 28
- #define IRQID_GPIOH_1 29
- #define IRQID_GPIOH_2 30
- #define IRQID_GPIOH_3 31
- #define IRQID_GPIOH_4 32
- #define IRQID_GPIOH_5 33
- #define IRQID_GPIOH_6 34
- #define IRQID_GPIOH_7 35
- #define IRQID_GPIOH_8 36
- /* IRQID[52:37] - BOOT[15:0] */
- #define IRQID_BOOT_0 37
- #define IRQID_BOOT_1 38
- #define IRQID_BOOT_2 39
- #define IRQID_BOOT_3 40
- #define IRQID_BOOT_4 41
- #define IRQID_BOOT_5 42
- #define IRQID_BOOT_6 43
- #define IRQID_BOOT_7 44
- #define IRQID_BOOT_8 45
- #define IRQID_BOOT_9 46
- #define IRQID_BOOT_10 47
- #define IRQID_BOOT_11 48
- #define IRQID_BOOT_12 49
- #define IRQID_BOOT_13 50
- #define IRQID_BOOT_14 51
- #define IRQID_BOOT_15 52
- /* IRQID[60:53] - GPIOC[7:0] */
- #define IRQID_GPIOC_0 53
- #define IRQID_GPIOC_1 54
- #define IRQID_GPIOC_2 55
- #define IRQID_GPIOC_3 56
- #define IRQID_GPIOC_4 57
- #define IRQID_GPIOC_5 58
- #define IRQID_GPIOC_6 59
- #define IRQID_GPIOC_7 60
- /* IRQID[76:61] - GPIOA[15:0] */
- #define IRQID_GPIOA_0 61
- #define IRQID_GPIOA_1 62
- #define IRQID_GPIOA_2 63
- #define IRQID_GPIOA_3 64
- #define IRQID_GPIOA_4 65
- #define IRQID_GPIOA_5 66
- #define IRQID_GPIOA_6 67
- #define IRQID_GPIOA_7 68
- #define IRQID_GPIOA_8 69
- #define IRQID_GPIOA_9 70
- #define IRQID_GPIOA_10 71
- #define IRQID_GPIOA_11 72
- #define IRQID_GPIOA_12 73
- #define IRQID_GPIOA_13 74
- #define IRQID_GPIOA_14 75
- #define IRQID_GPIOA_15 76
- /* IRQID[96:77] - GPIOX[19:0] */
- #define IRQID_GPIOX_0 77
- #define IRQID_GPIOX_1 78
- #define IRQID_GPIOX_2 79
- #define IRQID_GPIOX_3 80
- #define IRQID_GPIOX_4 81
- #define IRQID_GPIOX_5 82
- #define IRQID_GPIOX_6 83
- #define IRQID_GPIOX_7 84
- #define IRQID_GPIOX_8 85
- #define IRQID_GPIOX_9 86
- #define IRQID_GPIOX_10 87
- #define IRQID_GPIOX_11 88
- #define IRQID_GPIOX_12 89
- #define IRQID_GPIOX_13 90
- #define IRQID_GPIOX_14 91
- #define IRQID_GPIOX_15 92
- #define IRQID_GPIOX_16 93
- #define IRQID_GPIOX_17 94
- #define IRQID_GPIOX_18 95
- #define IRQID_GPIOX_19 96
- /* IRQID[99:97] - GPIOE[2:0] */
- #define IRQID_GPIOE_0 97
- #define IRQID_GPIOE_1 98
- #define IRQID_GPIOE_2 99
- #endif /* _DT_BINDINGS_IRQ_MESON_G12A_GPIO_H */
|