tegra234-p3767.dtsi 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include "tegra234.dtsi"
  3. / {
  4. compatible = "nvidia,p3767", "nvidia,tegra234";
  5. aliases {
  6. mmc0 = "/bus@0/mmc@3400000";
  7. };
  8. bus@0 {
  9. aconnect@2900000 {
  10. status = "okay";
  11. ahub@2900800 {
  12. status = "okay";
  13. i2s@2901100 {
  14. status = "okay";
  15. };
  16. i2s@2901300 {
  17. status = "okay";
  18. };
  19. };
  20. dma-controller@2930000 {
  21. status = "okay";
  22. };
  23. interrupt-controller@2a40000 {
  24. status = "okay";
  25. };
  26. };
  27. i2c@3160000 {
  28. status = "okay";
  29. eeprom@50 {
  30. compatible = "atmel,24c02";
  31. reg = <0x50>;
  32. label = "module";
  33. vcc-supply = <&vdd_1v8_hs>;
  34. address-width = <8>;
  35. pagesize = <8>;
  36. size = <256>;
  37. read-only;
  38. };
  39. };
  40. spi@3270000 {
  41. status = "okay";
  42. flash@0 {
  43. compatible = "jedec,spi-nor";
  44. reg = <0>;
  45. spi-max-frequency = <102000000>;
  46. spi-tx-bus-width = <4>;
  47. spi-rx-bus-width = <4>;
  48. };
  49. };
  50. /*
  51. * This only exists on Jetson Orin Nano Developer Kit (SKU 5)
  52. * but UEFI needs this and will remove it on devices where it
  53. * doesn't exist.
  54. */
  55. mmc@3400000 {
  56. status = "okay";
  57. bus-width = <4>;
  58. cd-gpios = <&gpio TEGRA234_MAIN_GPIO(G, 7) GPIO_ACTIVE_LOW>;
  59. disable-wp;
  60. };
  61. hda@3510000 {
  62. status = "okay";
  63. };
  64. padctl@3520000 {
  65. vclamp-usb-supply = <&vdd_1v8_ao>;
  66. avdd-usb-supply = <&vdd_3v3_ao>;
  67. };
  68. i2c@c240000 {
  69. status = "okay";
  70. power-sensor@40 {
  71. compatible = "ti,ina3221";
  72. reg = <0x40>;
  73. #address-cells = <1>;
  74. #size-cells = <0>;
  75. input@0 {
  76. reg = <0x0>;
  77. label = "VDD_IN";
  78. shunt-resistor-micro-ohms = <5000>;
  79. };
  80. input@1 {
  81. reg = <0x1>;
  82. label = "VDD_CPU_GPU_CV";
  83. shunt-resistor-micro-ohms = <5000>;
  84. };
  85. input@2 {
  86. reg = <0x2>;
  87. label = "VDD_SOC";
  88. shunt-resistor-micro-ohms = <5000>;
  89. };
  90. };
  91. };
  92. rtc@c2a0000 {
  93. status = "okay";
  94. };
  95. pmc@c360000 {
  96. nvidia,invert-interrupt;
  97. };
  98. };
  99. vdd_5v0_sys: regulator-vdd-5v0-sys {
  100. compatible = "regulator-fixed";
  101. regulator-name = "VDD_5V0_SYS";
  102. regulator-min-microvolt = <5000000>;
  103. regulator-max-microvolt = <5000000>;
  104. regulator-always-on;
  105. };
  106. vdd_1v8_hs: regulator-vdd-1v8-hs {
  107. compatible = "regulator-fixed";
  108. regulator-name = "VDD_1V8_HS";
  109. regulator-min-microvolt = <1800000>;
  110. regulator-max-microvolt = <1800000>;
  111. regulator-always-on;
  112. };
  113. vdd_1v8_ao: regulator-vdd-1v8-ao {
  114. compatible = "regulator-fixed";
  115. regulator-name = "VDD_1V8_AO";
  116. regulator-min-microvolt = <1800000>;
  117. regulator-max-microvolt = <1800000>;
  118. regulator-always-on;
  119. vin-supply = <&vdd_5v0_sys>;
  120. };
  121. vdd_3v3_ao: regulator-vdd-3v3-ao {
  122. compatible = "regulator-fixed";
  123. regulator-name = "VDD_3V3_AO";
  124. regulator-min-microvolt = <33000000>;
  125. regulator-max-microvolt = <33000000>;
  126. regulator-always-on;
  127. vin-supply = <&vdd_5v0_sys>;
  128. };
  129. sound {
  130. compatible = "nvidia,tegra186-audio-graph-card";
  131. status = "okay";
  132. dais = /* ADMAIF (FE) Ports */
  133. <&admaif0_port>, <&admaif1_port>, <&admaif2_port>, <&admaif3_port>,
  134. <&admaif4_port>, <&admaif5_port>, <&admaif6_port>, <&admaif7_port>,
  135. <&admaif8_port>, <&admaif9_port>, <&admaif10_port>, <&admaif11_port>,
  136. <&admaif12_port>, <&admaif13_port>, <&admaif14_port>, <&admaif15_port>,
  137. <&admaif16_port>, <&admaif17_port>, <&admaif18_port>, <&admaif19_port>,
  138. /* XBAR Ports */
  139. <&xbar_i2s2_port>, <&xbar_i2s4_port>,
  140. <&xbar_sfc1_in_port>, <&xbar_sfc2_in_port>,
  141. <&xbar_sfc3_in_port>, <&xbar_sfc4_in_port>,
  142. <&xbar_mvc1_in_port>, <&xbar_mvc2_in_port>,
  143. <&xbar_amx1_in1_port>, <&xbar_amx1_in2_port>,
  144. <&xbar_amx1_in3_port>, <&xbar_amx1_in4_port>,
  145. <&xbar_amx2_in1_port>, <&xbar_amx2_in2_port>,
  146. <&xbar_amx2_in3_port>, <&xbar_amx2_in4_port>,
  147. <&xbar_amx3_in1_port>, <&xbar_amx3_in2_port>,
  148. <&xbar_amx3_in3_port>, <&xbar_amx3_in4_port>,
  149. <&xbar_amx4_in1_port>, <&xbar_amx4_in2_port>,
  150. <&xbar_amx4_in3_port>, <&xbar_amx4_in4_port>,
  151. <&xbar_adx1_in_port>, <&xbar_adx2_in_port>,
  152. <&xbar_adx3_in_port>, <&xbar_adx4_in_port>,
  153. <&xbar_mix_in1_port>, <&xbar_mix_in2_port>,
  154. <&xbar_mix_in3_port>, <&xbar_mix_in4_port>,
  155. <&xbar_mix_in5_port>, <&xbar_mix_in6_port>,
  156. <&xbar_mix_in7_port>, <&xbar_mix_in8_port>,
  157. <&xbar_mix_in9_port>, <&xbar_mix_in10_port>,
  158. <&xbar_asrc_in1_port>, <&xbar_asrc_in2_port>,
  159. <&xbar_asrc_in3_port>, <&xbar_asrc_in4_port>,
  160. <&xbar_asrc_in5_port>, <&xbar_asrc_in6_port>,
  161. <&xbar_asrc_in7_port>,
  162. <&xbar_ope1_in_port>,
  163. /* HW accelerators */
  164. <&sfc1_out_port>, <&sfc2_out_port>,
  165. <&sfc3_out_port>, <&sfc4_out_port>,
  166. <&mvc1_out_port>, <&mvc2_out_port>,
  167. <&amx1_out_port>, <&amx2_out_port>,
  168. <&amx3_out_port>, <&amx4_out_port>,
  169. <&adx1_out1_port>, <&adx1_out2_port>,
  170. <&adx1_out3_port>, <&adx1_out4_port>,
  171. <&adx2_out1_port>, <&adx2_out2_port>,
  172. <&adx2_out3_port>, <&adx2_out4_port>,
  173. <&adx3_out1_port>, <&adx3_out2_port>,
  174. <&adx3_out3_port>, <&adx3_out4_port>,
  175. <&adx4_out1_port>, <&adx4_out2_port>,
  176. <&adx4_out3_port>, <&adx4_out4_port>,
  177. <&mix_out1_port>, <&mix_out2_port>, <&mix_out3_port>,
  178. <&mix_out4_port>, <&mix_out5_port>,
  179. <&asrc_out1_port>, <&asrc_out2_port>, <&asrc_out3_port>,
  180. <&asrc_out4_port>, <&asrc_out5_port>, <&asrc_out6_port>,
  181. <&ope1_out_port>,
  182. /* BE I/O Ports */
  183. <&i2s2_port>, <&i2s4_port>;
  184. };
  185. thermal-zones {
  186. tj-thermal {
  187. polling-delay = <1000>;
  188. polling-delay-passive = <1000>;
  189. status = "okay";
  190. trips {
  191. tj_trip_active0: active-0 {
  192. temperature = <35000>;
  193. hysteresis = <4000>;
  194. type = "active";
  195. };
  196. tj_trip_active1: active-1 {
  197. temperature = <74000>;
  198. hysteresis = <4000>;
  199. type = "active";
  200. };
  201. tj_trip_active2: active-2 {
  202. temperature = <95000>;
  203. hysteresis = <4000>;
  204. type = "active";
  205. };
  206. };
  207. };
  208. };
  209. };