zynqmp-zcu102-rev1.0.dts 683 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * dts file for Xilinx ZynqMP ZCU102 Rev1.0
  4. *
  5. * (C) Copyright 2016 - 2018, Xilinx, Inc.
  6. *
  7. * Michal Simek <michal.simek@amd.com>
  8. */
  9. #include "zynqmp-zcu102-revB.dts"
  10. / {
  11. model = "ZynqMP ZCU102 Rev1.0";
  12. compatible = "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
  13. };
  14. &rproc_split {
  15. status = "okay";
  16. };
  17. &rproc_lockstep {
  18. status = "disabled";
  19. };
  20. &eeprom {
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. board_sn: board-sn@0 {
  24. reg = <0x0 0x14>;
  25. };
  26. eth_mac: eth-mac@20 {
  27. reg = <0x20 0x6>;
  28. };
  29. board_name: board-name@d0 {
  30. reg = <0xd0 0x6>;
  31. };
  32. board_revision: board-revision@e0 {
  33. reg = <0xe0 0x3>;
  34. };
  35. };