ivpu_mmu_context.h 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (C) 2020-2023 Intel Corporation
  4. */
  5. #ifndef __IVPU_MMU_CONTEXT_H__
  6. #define __IVPU_MMU_CONTEXT_H__
  7. #include <drm/drm_mm.h>
  8. struct ivpu_device;
  9. struct ivpu_file_priv;
  10. struct ivpu_addr_range;
  11. #define IVPU_MMU_PGTABLE_ENTRIES 512ull
  12. struct ivpu_mmu_pgtable {
  13. u64 ***pte_ptrs[IVPU_MMU_PGTABLE_ENTRIES];
  14. u64 **pmd_ptrs[IVPU_MMU_PGTABLE_ENTRIES];
  15. u64 *pud_ptrs[IVPU_MMU_PGTABLE_ENTRIES];
  16. u64 *pgd_dma_ptr;
  17. dma_addr_t pgd_dma;
  18. };
  19. struct ivpu_mmu_context {
  20. struct mutex lock; /* Protects: mm, pgtable */
  21. struct drm_mm mm;
  22. struct ivpu_mmu_pgtable pgtable;
  23. u32 id;
  24. };
  25. int ivpu_mmu_global_context_init(struct ivpu_device *vdev);
  26. void ivpu_mmu_global_context_fini(struct ivpu_device *vdev);
  27. int ivpu_mmu_reserved_context_init(struct ivpu_device *vdev);
  28. void ivpu_mmu_reserved_context_fini(struct ivpu_device *vdev);
  29. int ivpu_mmu_user_context_init(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx, u32 ctx_id);
  30. void ivpu_mmu_user_context_fini(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx);
  31. void ivpu_mmu_user_context_mark_invalid(struct ivpu_device *vdev, u32 ssid);
  32. int ivpu_mmu_context_insert_node(struct ivpu_mmu_context *ctx, const struct ivpu_addr_range *range,
  33. u64 size, struct drm_mm_node *node);
  34. void ivpu_mmu_context_remove_node(struct ivpu_mmu_context *ctx, struct drm_mm_node *node);
  35. int ivpu_mmu_context_map_sgt(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx,
  36. u64 vpu_addr, struct sg_table *sgt, bool llc_coherent);
  37. void ivpu_mmu_context_unmap_sgt(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx,
  38. u64 vpu_addr, struct sg_table *sgt);
  39. int ivpu_mmu_context_set_pages_ro(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx,
  40. u64 vpu_addr, size_t size);
  41. #endif /* __IVPU_MMU_CONTEXT_H__ */