clk-mt8192-scp_adsp.c 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. //
  3. // Copyright (c) 2021 MediaTek Inc.
  4. // Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
  5. #include <linux/clk-provider.h>
  6. #include <linux/mod_devicetable.h>
  7. #include <linux/platform_device.h>
  8. #include "clk-mtk.h"
  9. #include "clk-gate.h"
  10. #include <dt-bindings/clock/mt8192-clk.h>
  11. static const struct mtk_gate_regs scp_adsp_cg_regs = {
  12. .set_ofs = 0x180,
  13. .clr_ofs = 0x180,
  14. .sta_ofs = 0x180,
  15. };
  16. #define GATE_SCP_ADSP(_id, _name, _parent, _shift) \
  17. GATE_MTK(_id, _name, _parent, &scp_adsp_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)
  18. static const struct mtk_gate scp_adsp_clks[] = {
  19. GATE_SCP_ADSP(CLK_SCP_ADSP_AUDIODSP, "scp_adsp_audiodsp", "adsp_sel", 0),
  20. };
  21. static const struct mtk_clk_desc scp_adsp_desc = {
  22. .clks = scp_adsp_clks,
  23. .num_clks = ARRAY_SIZE(scp_adsp_clks),
  24. };
  25. static const struct of_device_id of_match_clk_mt8192_scp_adsp[] = {
  26. {
  27. .compatible = "mediatek,mt8192-scp_adsp",
  28. .data = &scp_adsp_desc,
  29. }, {
  30. /* sentinel */
  31. }
  32. };
  33. MODULE_DEVICE_TABLE(of, of_match_clk_mt8192_scp_adsp);
  34. static struct platform_driver clk_mt8192_scp_adsp_drv = {
  35. .probe = mtk_clk_simple_probe,
  36. .remove = mtk_clk_simple_remove,
  37. .driver = {
  38. .name = "clk-mt8192-scp_adsp",
  39. .of_match_table = of_match_clk_mt8192_scp_adsp,
  40. },
  41. };
  42. module_platform_driver(clk_mt8192_scp_adsp_drv);
  43. MODULE_DESCRIPTION("MediaTek MT8192 SCP AudioDSP clocks driver");
  44. MODULE_LICENSE("GPL");