s4-peripherals.h 2.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. /* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
  2. /*
  3. * Copyright (c) 2022-2023 Amlogic, inc. All rights reserved
  4. * Author: Yu Tu <yu.tu@amlogic.com>
  5. */
  6. #ifndef __MESON_S4_PERIPHERALS_H__
  7. #define __MESON_S4_PERIPHERALS_H__
  8. #define CLKCTRL_RTC_BY_OSCIN_CTRL0 0x008
  9. #define CLKCTRL_RTC_BY_OSCIN_CTRL1 0x00c
  10. #define CLKCTRL_RTC_CTRL 0x010
  11. #define CLKCTRL_SYS_CLK_CTRL0 0x040
  12. #define CLKCTRL_SYS_CLK_EN0_REG0 0x044
  13. #define CLKCTRL_SYS_CLK_EN0_REG1 0x048
  14. #define CLKCTRL_SYS_CLK_EN0_REG2 0x04c
  15. #define CLKCTRL_SYS_CLK_EN0_REG3 0x050
  16. #define CLKCTRL_CECA_CTRL0 0x088
  17. #define CLKCTRL_CECA_CTRL1 0x08c
  18. #define CLKCTRL_CECB_CTRL0 0x090
  19. #define CLKCTRL_CECB_CTRL1 0x094
  20. #define CLKCTRL_SC_CLK_CTRL 0x098
  21. #define CLKCTRL_CLK12_24_CTRL 0x0a8
  22. #define CLKCTRL_VID_CLK_CTRL 0x0c0
  23. #define CLKCTRL_VID_CLK_CTRL2 0x0c4
  24. #define CLKCTRL_VID_CLK_DIV 0x0c8
  25. #define CLKCTRL_VIID_CLK_DIV 0x0cc
  26. #define CLKCTRL_VIID_CLK_CTRL 0x0d0
  27. #define CLKCTRL_HDMI_CLK_CTRL 0x0e0
  28. #define CLKCTRL_VID_PLL_CLK_DIV 0x0e4
  29. #define CLKCTRL_VPU_CLK_CTRL 0x0e8
  30. #define CLKCTRL_VPU_CLKB_CTRL 0x0ec
  31. #define CLKCTRL_VPU_CLKC_CTRL 0x0f0
  32. #define CLKCTRL_VID_LOCK_CLK_CTRL 0x0f4
  33. #define CLKCTRL_VDIN_MEAS_CLK_CTRL 0x0f8
  34. #define CLKCTRL_VAPBCLK_CTRL 0x0fc
  35. #define CLKCTRL_HDCP22_CTRL 0x100
  36. #define CLKCTRL_VDEC_CLK_CTRL 0x140
  37. #define CLKCTRL_VDEC2_CLK_CTRL 0x144
  38. #define CLKCTRL_VDEC3_CLK_CTRL 0x148
  39. #define CLKCTRL_VDEC4_CLK_CTRL 0x14c
  40. #define CLKCTRL_TS_CLK_CTRL 0x158
  41. #define CLKCTRL_MALI_CLK_CTRL 0x15c
  42. #define CLKCTRL_NAND_CLK_CTRL 0x168
  43. #define CLKCTRL_SD_EMMC_CLK_CTRL 0x16c
  44. #define CLKCTRL_SPICC_CLK_CTRL 0x174
  45. #define CLKCTRL_GEN_CLK_CTRL 0x178
  46. #define CLKCTRL_SAR_CLK_CTRL 0x17c
  47. #define CLKCTRL_PWM_CLK_AB_CTRL 0x180
  48. #define CLKCTRL_PWM_CLK_CD_CTRL 0x184
  49. #define CLKCTRL_PWM_CLK_EF_CTRL 0x188
  50. #define CLKCTRL_PWM_CLK_GH_CTRL 0x18c
  51. #define CLKCTRL_PWM_CLK_IJ_CTRL 0x190
  52. #define CLKCTRL_DEMOD_CLK_CTRL 0x200
  53. #endif /* __MESON_S4_PERIPHERALS_H__ */