s4-pll.h 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738
  1. /* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
  2. /*
  3. * Copyright (c) 2022-2023 Amlogic, inc. All rights reserved
  4. * Author: Yu Tu <yu.tu@amlogic.com>
  5. */
  6. #ifndef __MESON_S4_PLL_H__
  7. #define __MESON_S4_PLL_H__
  8. #define ANACTRL_FIXPLL_CTRL0 0x040
  9. #define ANACTRL_FIXPLL_CTRL1 0x044
  10. #define ANACTRL_FIXPLL_CTRL3 0x04c
  11. #define ANACTRL_GP0PLL_CTRL0 0x080
  12. #define ANACTRL_GP0PLL_CTRL1 0x084
  13. #define ANACTRL_GP0PLL_CTRL2 0x088
  14. #define ANACTRL_GP0PLL_CTRL3 0x08c
  15. #define ANACTRL_GP0PLL_CTRL4 0x090
  16. #define ANACTRL_GP0PLL_CTRL5 0x094
  17. #define ANACTRL_GP0PLL_CTRL6 0x098
  18. #define ANACTRL_HIFIPLL_CTRL0 0x100
  19. #define ANACTRL_HIFIPLL_CTRL1 0x104
  20. #define ANACTRL_HIFIPLL_CTRL2 0x108
  21. #define ANACTRL_HIFIPLL_CTRL3 0x10c
  22. #define ANACTRL_HIFIPLL_CTRL4 0x110
  23. #define ANACTRL_HIFIPLL_CTRL5 0x114
  24. #define ANACTRL_HIFIPLL_CTRL6 0x118
  25. #define ANACTRL_MPLL_CTRL0 0x180
  26. #define ANACTRL_MPLL_CTRL1 0x184
  27. #define ANACTRL_MPLL_CTRL2 0x188
  28. #define ANACTRL_MPLL_CTRL3 0x18c
  29. #define ANACTRL_MPLL_CTRL4 0x190
  30. #define ANACTRL_MPLL_CTRL5 0x194
  31. #define ANACTRL_MPLL_CTRL6 0x198
  32. #define ANACTRL_MPLL_CTRL7 0x19c
  33. #define ANACTRL_MPLL_CTRL8 0x1a0
  34. #define ANACTRL_HDMIPLL_CTRL0 0x1c0
  35. #endif /* __MESON_S4_PLL_H__ */