mcp4728.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Support for Microchip MCP4728
  4. *
  5. * Copyright (C) 2023 Andrea Collamati <andrea.collamati@gmail.com>
  6. *
  7. * Based on mcp4725 by Peter Meerwald <pmeerw@pmeerw.net>
  8. *
  9. * Driver for the Microchip I2C 12-bit digital-to-analog quad channels
  10. * converter (DAC).
  11. *
  12. * (7-bit I2C slave address 0x60, the three LSBs can be configured in
  13. * hardware)
  14. */
  15. #include <linux/bitfield.h>
  16. #include <linux/delay.h>
  17. #include <linux/err.h>
  18. #include <linux/i2c.h>
  19. #include <linux/iio/iio.h>
  20. #include <linux/iio/sysfs.h>
  21. #include <linux/module.h>
  22. #include <linux/mod_devicetable.h>
  23. #include <linux/property.h>
  24. #include <linux/regulator/consumer.h>
  25. #define MCP4728_RESOLUTION 12
  26. #define MCP4728_N_CHANNELS 4
  27. #define MCP4728_CMD_MASK GENMASK(7, 3)
  28. #define MCP4728_CHSEL_MASK GENMASK(2, 1)
  29. #define MCP4728_UDAC_MASK BIT(0)
  30. #define MCP4728_VREF_MASK BIT(7)
  31. #define MCP4728_PDMODE_MASK GENMASK(6, 5)
  32. #define MCP4728_GAIN_MASK BIT(4)
  33. #define MCP4728_DAC_H_MASK GENMASK(3, 0)
  34. #define MCP4728_DAC_L_MASK GENMASK(7, 0)
  35. #define MCP4728_RDY_MASK BIT(7)
  36. #define MCP4728_MW_CMD 0x08 /* Multiwrite Command */
  37. #define MCP4728_SW_CMD 0x0A /* Sequential Write Command with EEPROM */
  38. #define MCP4728_READ_RESPONSE_LEN (MCP4728_N_CHANNELS * 3 * 2)
  39. #define MCP4728_WRITE_EEPROM_LEN (1 + MCP4728_N_CHANNELS * 2)
  40. enum vref_mode {
  41. MCP4728_VREF_EXTERNAL_VDD = 0,
  42. MCP4728_VREF_INTERNAL_2048mV = 1,
  43. };
  44. enum gain_mode {
  45. MCP4728_GAIN_X1 = 0,
  46. MCP4728_GAIN_X2 = 1,
  47. };
  48. enum iio_powerdown_mode {
  49. MCP4728_IIO_1K,
  50. MCP4728_IIO_100K,
  51. MCP4728_IIO_500K,
  52. };
  53. struct mcp4728_channel_data {
  54. enum vref_mode ref_mode;
  55. enum iio_powerdown_mode pd_mode;
  56. enum gain_mode g_mode;
  57. u16 dac_value;
  58. };
  59. /* MCP4728 Full Scale Ranges
  60. * the device available ranges are
  61. * - VREF = VDD FSR = from 0.0V to VDD
  62. * - VREF = Internal Gain = 1 FSR = from 0.0V to VREF
  63. * - VREF = Internal Gain = 2 FSR = from 0.0V to 2*VREF
  64. */
  65. enum mcp4728_scale {
  66. MCP4728_SCALE_VDD,
  67. MCP4728_SCALE_VINT_NO_GAIN,
  68. MCP4728_SCALE_VINT_GAIN_X2,
  69. MCP4728_N_SCALES
  70. };
  71. struct mcp4728_data {
  72. struct i2c_client *client;
  73. bool powerdown;
  74. int scales_avail[MCP4728_N_SCALES * 2];
  75. struct mcp4728_channel_data chdata[MCP4728_N_CHANNELS];
  76. };
  77. #define MCP4728_CHAN(chan) { \
  78. .type = IIO_VOLTAGE, \
  79. .output = 1, \
  80. .indexed = 1, \
  81. .channel = chan, \
  82. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
  83. BIT(IIO_CHAN_INFO_SCALE), \
  84. .info_mask_shared_by_type_available = BIT(IIO_CHAN_INFO_SCALE), \
  85. .ext_info = mcp4728_ext_info, \
  86. }
  87. static int mcp4728_suspend(struct device *dev);
  88. static int mcp4728_resume(struct device *dev);
  89. static ssize_t mcp4728_store_eeprom(struct device *dev,
  90. struct device_attribute *attr,
  91. const char *buf, size_t len)
  92. {
  93. struct iio_dev *indio_dev = dev_to_iio_dev(dev);
  94. struct mcp4728_data *data = iio_priv(indio_dev);
  95. u8 outbuf[MCP4728_WRITE_EEPROM_LEN];
  96. int tries = 20;
  97. u8 inbuf[3];
  98. bool state;
  99. int ret;
  100. unsigned int i;
  101. ret = kstrtobool(buf, &state);
  102. if (ret < 0)
  103. return ret;
  104. if (!state)
  105. return 0;
  106. outbuf[0] = FIELD_PREP(MCP4728_CMD_MASK, MCP4728_SW_CMD);
  107. for (i = 0; i < MCP4728_N_CHANNELS; i++) {
  108. struct mcp4728_channel_data *ch = &data->chdata[i];
  109. int offset = 1 + i * 2;
  110. outbuf[offset] = FIELD_PREP(MCP4728_VREF_MASK, ch->ref_mode);
  111. if (data->powerdown) {
  112. u8 mcp4728_pd_mode = ch->pd_mode + 1;
  113. outbuf[offset] |= FIELD_PREP(MCP4728_PDMODE_MASK,
  114. mcp4728_pd_mode);
  115. }
  116. outbuf[offset] |= FIELD_PREP(MCP4728_GAIN_MASK, ch->g_mode);
  117. outbuf[offset] |=
  118. FIELD_PREP(MCP4728_DAC_H_MASK, ch->dac_value >> 8);
  119. outbuf[offset + 1] =
  120. FIELD_PREP(MCP4728_DAC_L_MASK, ch->dac_value);
  121. }
  122. ret = i2c_master_send(data->client, outbuf, MCP4728_WRITE_EEPROM_LEN);
  123. if (ret < 0)
  124. return ret;
  125. else if (ret != MCP4728_WRITE_EEPROM_LEN)
  126. return -EIO;
  127. /* wait RDY signal for write complete, takes up to 50ms */
  128. while (tries--) {
  129. msleep(20);
  130. ret = i2c_master_recv(data->client, inbuf, 3);
  131. if (ret < 0)
  132. return ret;
  133. else if (ret != 3)
  134. return -EIO;
  135. if (FIELD_GET(MCP4728_RDY_MASK, inbuf[0]))
  136. break;
  137. }
  138. if (tries < 0) {
  139. dev_err(&data->client->dev, "%s failed, incomplete\n",
  140. __func__);
  141. return -EIO;
  142. }
  143. return len;
  144. }
  145. static IIO_DEVICE_ATTR(store_eeprom, 0200, NULL, mcp4728_store_eeprom, 0);
  146. static struct attribute *mcp4728_attributes[] = {
  147. &iio_dev_attr_store_eeprom.dev_attr.attr,
  148. NULL,
  149. };
  150. static const struct attribute_group mcp4728_attribute_group = {
  151. .attrs = mcp4728_attributes,
  152. };
  153. static int mcp4728_program_channel_cfg(int channel, struct iio_dev *indio_dev)
  154. {
  155. struct mcp4728_data *data = iio_priv(indio_dev);
  156. struct mcp4728_channel_data *ch = &data->chdata[channel];
  157. u8 outbuf[3];
  158. int ret;
  159. outbuf[0] = FIELD_PREP(MCP4728_CMD_MASK, MCP4728_MW_CMD);
  160. outbuf[0] |= FIELD_PREP(MCP4728_CHSEL_MASK, channel);
  161. outbuf[0] |= FIELD_PREP(MCP4728_UDAC_MASK, 0);
  162. outbuf[1] = FIELD_PREP(MCP4728_VREF_MASK, ch->ref_mode);
  163. if (data->powerdown)
  164. outbuf[1] |= FIELD_PREP(MCP4728_PDMODE_MASK, ch->pd_mode + 1);
  165. outbuf[1] |= FIELD_PREP(MCP4728_GAIN_MASK, ch->g_mode);
  166. outbuf[1] |= FIELD_PREP(MCP4728_DAC_H_MASK, ch->dac_value >> 8);
  167. outbuf[2] = FIELD_PREP(MCP4728_DAC_L_MASK, ch->dac_value);
  168. ret = i2c_master_send(data->client, outbuf, 3);
  169. if (ret < 0)
  170. return ret;
  171. else if (ret != 3)
  172. return -EIO;
  173. return 0;
  174. }
  175. static const char *const mcp4728_powerdown_modes[] = { "1kohm_to_gnd",
  176. "100kohm_to_gnd",
  177. "500kohm_to_gnd" };
  178. static int mcp4728_get_powerdown_mode(struct iio_dev *indio_dev,
  179. const struct iio_chan_spec *chan)
  180. {
  181. struct mcp4728_data *data = iio_priv(indio_dev);
  182. return data->chdata[chan->channel].pd_mode;
  183. }
  184. static int mcp4728_set_powerdown_mode(struct iio_dev *indio_dev,
  185. const struct iio_chan_spec *chan,
  186. unsigned int mode)
  187. {
  188. struct mcp4728_data *data = iio_priv(indio_dev);
  189. data->chdata[chan->channel].pd_mode = mode;
  190. return 0;
  191. }
  192. static ssize_t mcp4728_read_powerdown(struct iio_dev *indio_dev,
  193. uintptr_t private,
  194. const struct iio_chan_spec *chan,
  195. char *buf)
  196. {
  197. struct mcp4728_data *data = iio_priv(indio_dev);
  198. return sysfs_emit(buf, "%d\n", data->powerdown);
  199. }
  200. static ssize_t mcp4728_write_powerdown(struct iio_dev *indio_dev,
  201. uintptr_t private,
  202. const struct iio_chan_spec *chan,
  203. const char *buf, size_t len)
  204. {
  205. struct mcp4728_data *data = iio_priv(indio_dev);
  206. bool state;
  207. int ret;
  208. ret = kstrtobool(buf, &state);
  209. if (ret)
  210. return ret;
  211. if (state)
  212. ret = mcp4728_suspend(&data->client->dev);
  213. else
  214. ret = mcp4728_resume(&data->client->dev);
  215. if (ret < 0)
  216. return ret;
  217. return len;
  218. }
  219. static const struct iio_enum mcp4728_powerdown_mode_enum = {
  220. .items = mcp4728_powerdown_modes,
  221. .num_items = ARRAY_SIZE(mcp4728_powerdown_modes),
  222. .get = mcp4728_get_powerdown_mode,
  223. .set = mcp4728_set_powerdown_mode,
  224. };
  225. static const struct iio_chan_spec_ext_info mcp4728_ext_info[] = {
  226. {
  227. .name = "powerdown",
  228. .read = mcp4728_read_powerdown,
  229. .write = mcp4728_write_powerdown,
  230. .shared = IIO_SEPARATE,
  231. },
  232. IIO_ENUM("powerdown_mode", IIO_SEPARATE, &mcp4728_powerdown_mode_enum),
  233. IIO_ENUM_AVAILABLE("powerdown_mode", IIO_SHARED_BY_TYPE,
  234. &mcp4728_powerdown_mode_enum),
  235. {},
  236. };
  237. static const struct iio_chan_spec mcp4728_channels[MCP4728_N_CHANNELS] = {
  238. MCP4728_CHAN(0),
  239. MCP4728_CHAN(1),
  240. MCP4728_CHAN(2),
  241. MCP4728_CHAN(3),
  242. };
  243. static void mcp4728_get_scale_avail(enum mcp4728_scale scale,
  244. struct mcp4728_data *data, int *val,
  245. int *val2)
  246. {
  247. *val = data->scales_avail[scale * 2];
  248. *val2 = data->scales_avail[scale * 2 + 1];
  249. }
  250. static void mcp4728_get_scale(int channel, struct mcp4728_data *data, int *val,
  251. int *val2)
  252. {
  253. int ref_mode = data->chdata[channel].ref_mode;
  254. int g_mode = data->chdata[channel].g_mode;
  255. if (ref_mode == MCP4728_VREF_EXTERNAL_VDD) {
  256. mcp4728_get_scale_avail(MCP4728_SCALE_VDD, data, val, val2);
  257. } else {
  258. if (g_mode == MCP4728_GAIN_X1) {
  259. mcp4728_get_scale_avail(MCP4728_SCALE_VINT_NO_GAIN,
  260. data, val, val2);
  261. } else {
  262. mcp4728_get_scale_avail(MCP4728_SCALE_VINT_GAIN_X2,
  263. data, val, val2);
  264. }
  265. }
  266. }
  267. static int mcp4728_find_matching_scale(struct mcp4728_data *data, int val,
  268. int val2)
  269. {
  270. for (int i = 0; i < MCP4728_N_SCALES; i++) {
  271. if (data->scales_avail[i * 2] == val &&
  272. data->scales_avail[i * 2 + 1] == val2)
  273. return i;
  274. }
  275. return -EINVAL;
  276. }
  277. static int mcp4728_set_scale(int channel, struct mcp4728_data *data, int val,
  278. int val2)
  279. {
  280. int scale = mcp4728_find_matching_scale(data, val, val2);
  281. if (scale < 0)
  282. return scale;
  283. switch (scale) {
  284. case MCP4728_SCALE_VDD:
  285. data->chdata[channel].ref_mode = MCP4728_VREF_EXTERNAL_VDD;
  286. return 0;
  287. case MCP4728_SCALE_VINT_NO_GAIN:
  288. data->chdata[channel].ref_mode = MCP4728_VREF_INTERNAL_2048mV;
  289. data->chdata[channel].g_mode = MCP4728_GAIN_X1;
  290. return 0;
  291. case MCP4728_SCALE_VINT_GAIN_X2:
  292. data->chdata[channel].ref_mode = MCP4728_VREF_INTERNAL_2048mV;
  293. data->chdata[channel].g_mode = MCP4728_GAIN_X2;
  294. return 0;
  295. default:
  296. return -EINVAL;
  297. }
  298. }
  299. static int mcp4728_read_raw(struct iio_dev *indio_dev,
  300. struct iio_chan_spec const *chan, int *val,
  301. int *val2, long mask)
  302. {
  303. struct mcp4728_data *data = iio_priv(indio_dev);
  304. switch (mask) {
  305. case IIO_CHAN_INFO_RAW:
  306. *val = data->chdata[chan->channel].dac_value;
  307. return IIO_VAL_INT;
  308. case IIO_CHAN_INFO_SCALE:
  309. mcp4728_get_scale(chan->channel, data, val, val2);
  310. return IIO_VAL_INT_PLUS_MICRO;
  311. }
  312. return -EINVAL;
  313. }
  314. static int mcp4728_write_raw(struct iio_dev *indio_dev,
  315. struct iio_chan_spec const *chan, int val,
  316. int val2, long mask)
  317. {
  318. struct mcp4728_data *data = iio_priv(indio_dev);
  319. int ret;
  320. switch (mask) {
  321. case IIO_CHAN_INFO_RAW:
  322. if (val < 0 || val > GENMASK(MCP4728_RESOLUTION - 1, 0))
  323. return -EINVAL;
  324. data->chdata[chan->channel].dac_value = val;
  325. return mcp4728_program_channel_cfg(chan->channel, indio_dev);
  326. case IIO_CHAN_INFO_SCALE:
  327. ret = mcp4728_set_scale(chan->channel, data, val, val2);
  328. if (ret)
  329. return ret;
  330. return mcp4728_program_channel_cfg(chan->channel, indio_dev);
  331. default:
  332. return -EINVAL;
  333. }
  334. }
  335. static void mcp4728_init_scale_avail(enum mcp4728_scale scale, int vref_mv,
  336. struct mcp4728_data *data)
  337. {
  338. s64 tmp;
  339. int value_micro;
  340. int value_int;
  341. tmp = (s64)vref_mv * 1000000LL >> MCP4728_RESOLUTION;
  342. value_int = div_s64_rem(tmp, 1000000LL, &value_micro);
  343. data->scales_avail[scale * 2] = value_int;
  344. data->scales_avail[scale * 2 + 1] = value_micro;
  345. }
  346. static int mcp4728_init_scales_avail(struct mcp4728_data *data, int vdd_mv)
  347. {
  348. mcp4728_init_scale_avail(MCP4728_SCALE_VDD, vdd_mv, data);
  349. mcp4728_init_scale_avail(MCP4728_SCALE_VINT_NO_GAIN, 2048, data);
  350. mcp4728_init_scale_avail(MCP4728_SCALE_VINT_GAIN_X2, 4096, data);
  351. return 0;
  352. }
  353. static int mcp4728_read_avail(struct iio_dev *indio_dev,
  354. struct iio_chan_spec const *chan,
  355. const int **vals, int *type, int *length,
  356. long info)
  357. {
  358. struct mcp4728_data *data = iio_priv(indio_dev);
  359. switch (info) {
  360. case IIO_CHAN_INFO_SCALE:
  361. *type = IIO_VAL_INT_PLUS_MICRO;
  362. switch (chan->type) {
  363. case IIO_VOLTAGE:
  364. *vals = data->scales_avail;
  365. *length = MCP4728_N_SCALES * 2;
  366. return IIO_AVAIL_LIST;
  367. default:
  368. return -EINVAL;
  369. }
  370. default:
  371. return -EINVAL;
  372. }
  373. }
  374. static const struct iio_info mcp4728_info = {
  375. .read_raw = mcp4728_read_raw,
  376. .write_raw = mcp4728_write_raw,
  377. .read_avail = &mcp4728_read_avail,
  378. .attrs = &mcp4728_attribute_group,
  379. };
  380. static int mcp4728_suspend(struct device *dev)
  381. {
  382. struct iio_dev *indio_dev = dev_get_drvdata(dev);
  383. struct mcp4728_data *data = iio_priv(indio_dev);
  384. unsigned int i;
  385. data->powerdown = true;
  386. for (i = 0; i < MCP4728_N_CHANNELS; i++) {
  387. int err = mcp4728_program_channel_cfg(i, indio_dev);
  388. if (err)
  389. return err;
  390. }
  391. return 0;
  392. }
  393. static int mcp4728_resume(struct device *dev)
  394. {
  395. struct iio_dev *indio_dev = dev_get_drvdata(dev);
  396. struct mcp4728_data *data = iio_priv(indio_dev);
  397. int err = 0;
  398. unsigned int i;
  399. data->powerdown = false;
  400. for (i = 0; i < MCP4728_N_CHANNELS; i++) {
  401. int ret = mcp4728_program_channel_cfg(i, indio_dev);
  402. if (ret)
  403. err = ret;
  404. }
  405. return err;
  406. }
  407. static DEFINE_SIMPLE_DEV_PM_OPS(mcp4728_pm_ops, mcp4728_suspend,
  408. mcp4728_resume);
  409. static int mcp4728_init_channels_data(struct mcp4728_data *data)
  410. {
  411. u8 inbuf[MCP4728_READ_RESPONSE_LEN];
  412. int ret;
  413. unsigned int i;
  414. ret = i2c_master_recv(data->client, inbuf, MCP4728_READ_RESPONSE_LEN);
  415. if (ret < 0) {
  416. return dev_err_probe(&data->client->dev, ret,
  417. "failed to read mcp4728 conf.\n");
  418. } else if (ret != MCP4728_READ_RESPONSE_LEN) {
  419. return dev_err_probe(&data->client->dev, -EIO,
  420. "failed to read mcp4728 conf. Wrong Response Len ret=%d\n",
  421. ret);
  422. }
  423. for (i = 0; i < MCP4728_N_CHANNELS; i++) {
  424. struct mcp4728_channel_data *ch = &data->chdata[i];
  425. u8 r2 = inbuf[i * 6 + 1];
  426. u8 r3 = inbuf[i * 6 + 2];
  427. ch->dac_value = FIELD_GET(MCP4728_DAC_H_MASK, r2) << 8 |
  428. FIELD_GET(MCP4728_DAC_L_MASK, r3);
  429. ch->ref_mode = FIELD_GET(MCP4728_VREF_MASK, r2);
  430. ch->pd_mode = FIELD_GET(MCP4728_PDMODE_MASK, r2);
  431. ch->g_mode = FIELD_GET(MCP4728_GAIN_MASK, r2);
  432. }
  433. return 0;
  434. }
  435. static int mcp4728_probe(struct i2c_client *client)
  436. {
  437. const struct i2c_device_id *id = i2c_client_get_device_id(client);
  438. struct mcp4728_data *data;
  439. struct iio_dev *indio_dev;
  440. int ret, vdd_mv;
  441. indio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));
  442. if (!indio_dev)
  443. return -ENOMEM;
  444. data = iio_priv(indio_dev);
  445. i2c_set_clientdata(client, indio_dev);
  446. data->client = client;
  447. ret = devm_regulator_get_enable_read_voltage(&client->dev, "vdd");
  448. if (ret < 0)
  449. return ret;
  450. vdd_mv = ret / 1000;
  451. /*
  452. * MCP4728 has internal EEPROM that save each channel boot
  453. * configuration. It means that device configuration is unknown to the
  454. * driver at kernel boot. mcp4728_init_channels_data() reads back DAC
  455. * settings and stores them in data structure.
  456. */
  457. ret = mcp4728_init_channels_data(data);
  458. if (ret) {
  459. return dev_err_probe(&client->dev, ret,
  460. "failed to read mcp4728 current configuration\n");
  461. }
  462. ret = mcp4728_init_scales_avail(data, vdd_mv);
  463. if (ret) {
  464. return dev_err_probe(&client->dev, ret,
  465. "failed to init scales\n");
  466. }
  467. indio_dev->name = id->name;
  468. indio_dev->info = &mcp4728_info;
  469. indio_dev->channels = mcp4728_channels;
  470. indio_dev->num_channels = MCP4728_N_CHANNELS;
  471. indio_dev->modes = INDIO_DIRECT_MODE;
  472. return devm_iio_device_register(&client->dev, indio_dev);
  473. }
  474. static const struct i2c_device_id mcp4728_id[] = {
  475. { "mcp4728" },
  476. {}
  477. };
  478. MODULE_DEVICE_TABLE(i2c, mcp4728_id);
  479. static const struct of_device_id mcp4728_of_match[] = {
  480. { .compatible = "microchip,mcp4728" },
  481. {}
  482. };
  483. MODULE_DEVICE_TABLE(of, mcp4728_of_match);
  484. static struct i2c_driver mcp4728_driver = {
  485. .driver = {
  486. .name = "mcp4728",
  487. .of_match_table = mcp4728_of_match,
  488. .pm = pm_sleep_ptr(&mcp4728_pm_ops),
  489. },
  490. .probe = mcp4728_probe,
  491. .id_table = mcp4728_id,
  492. };
  493. module_i2c_driver(mcp4728_driver);
  494. MODULE_AUTHOR("Andrea Collamati <andrea.collamati@gmail.com>");
  495. MODULE_DESCRIPTION("MCP4728 12-bit DAC");
  496. MODULE_LICENSE("GPL");