arm_mhu_db.c 8.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2013-2015 Fujitsu Semiconductor Ltd.
  4. * Copyright (C) 2015 Linaro Ltd.
  5. * Based on ARM MHU driver by Jassi Brar <jaswinder.singh@linaro.org>
  6. * Copyright (C) 2020 ARM Ltd.
  7. */
  8. #include <linux/amba/bus.h>
  9. #include <linux/device.h>
  10. #include <linux/err.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/io.h>
  13. #include <linux/kernel.h>
  14. #include <linux/mailbox_controller.h>
  15. #include <linux/module.h>
  16. #include <linux/of.h>
  17. #define INTR_STAT_OFS 0x0
  18. #define INTR_SET_OFS 0x8
  19. #define INTR_CLR_OFS 0x10
  20. #define MHU_LP_OFFSET 0x0
  21. #define MHU_HP_OFFSET 0x20
  22. #define MHU_SEC_OFFSET 0x200
  23. #define TX_REG_OFFSET 0x100
  24. #define MHU_CHANS 3 /* Secure, Non-Secure High and Low Priority */
  25. #define MHU_CHAN_MAX 20 /* Max channels to save on unused RAM */
  26. #define MHU_NUM_DOORBELLS 32
  27. struct mhu_db_link {
  28. unsigned int irq;
  29. void __iomem *tx_reg;
  30. void __iomem *rx_reg;
  31. };
  32. struct arm_mhu {
  33. void __iomem *base;
  34. struct mhu_db_link mlink[MHU_CHANS];
  35. struct mbox_controller mbox;
  36. struct device *dev;
  37. };
  38. /**
  39. * struct mhu_db_channel - ARM MHU Mailbox allocated channel information
  40. *
  41. * @mhu: Pointer to parent mailbox device
  42. * @pchan: Physical channel within which this doorbell resides in
  43. * @doorbell: doorbell number pertaining to this channel
  44. */
  45. struct mhu_db_channel {
  46. struct arm_mhu *mhu;
  47. unsigned int pchan;
  48. unsigned int doorbell;
  49. };
  50. static inline struct mbox_chan *
  51. mhu_db_mbox_to_channel(struct mbox_controller *mbox, unsigned int pchan,
  52. unsigned int doorbell)
  53. {
  54. int i;
  55. struct mhu_db_channel *chan_info;
  56. for (i = 0; i < mbox->num_chans; i++) {
  57. chan_info = mbox->chans[i].con_priv;
  58. if (chan_info && chan_info->pchan == pchan &&
  59. chan_info->doorbell == doorbell)
  60. return &mbox->chans[i];
  61. }
  62. return NULL;
  63. }
  64. static void mhu_db_mbox_clear_irq(struct mbox_chan *chan)
  65. {
  66. struct mhu_db_channel *chan_info = chan->con_priv;
  67. void __iomem *base = chan_info->mhu->mlink[chan_info->pchan].rx_reg;
  68. writel_relaxed(BIT(chan_info->doorbell), base + INTR_CLR_OFS);
  69. }
  70. static unsigned int mhu_db_mbox_irq_to_pchan_num(struct arm_mhu *mhu, int irq)
  71. {
  72. unsigned int pchan;
  73. for (pchan = 0; pchan < MHU_CHANS; pchan++)
  74. if (mhu->mlink[pchan].irq == irq)
  75. break;
  76. return pchan;
  77. }
  78. static struct mbox_chan *
  79. mhu_db_mbox_irq_to_channel(struct arm_mhu *mhu, unsigned int pchan)
  80. {
  81. unsigned long bits;
  82. unsigned int doorbell;
  83. struct mbox_chan *chan = NULL;
  84. struct mbox_controller *mbox = &mhu->mbox;
  85. void __iomem *base = mhu->mlink[pchan].rx_reg;
  86. bits = readl_relaxed(base + INTR_STAT_OFS);
  87. if (!bits)
  88. /* No IRQs fired in specified physical channel */
  89. return NULL;
  90. /* An IRQ has fired, find the associated channel */
  91. for (doorbell = 0; bits; doorbell++) {
  92. if (!test_and_clear_bit(doorbell, &bits))
  93. continue;
  94. chan = mhu_db_mbox_to_channel(mbox, pchan, doorbell);
  95. if (chan)
  96. break;
  97. dev_err(mbox->dev,
  98. "Channel not registered: pchan: %d doorbell: %d\n",
  99. pchan, doorbell);
  100. }
  101. return chan;
  102. }
  103. static irqreturn_t mhu_db_mbox_rx_handler(int irq, void *data)
  104. {
  105. struct mbox_chan *chan;
  106. struct arm_mhu *mhu = data;
  107. unsigned int pchan = mhu_db_mbox_irq_to_pchan_num(mhu, irq);
  108. while (NULL != (chan = mhu_db_mbox_irq_to_channel(mhu, pchan))) {
  109. mbox_chan_received_data(chan, NULL);
  110. mhu_db_mbox_clear_irq(chan);
  111. }
  112. return IRQ_HANDLED;
  113. }
  114. static bool mhu_db_last_tx_done(struct mbox_chan *chan)
  115. {
  116. struct mhu_db_channel *chan_info = chan->con_priv;
  117. void __iomem *base = chan_info->mhu->mlink[chan_info->pchan].tx_reg;
  118. if (readl_relaxed(base + INTR_STAT_OFS) & BIT(chan_info->doorbell))
  119. return false;
  120. return true;
  121. }
  122. static int mhu_db_send_data(struct mbox_chan *chan, void *data)
  123. {
  124. struct mhu_db_channel *chan_info = chan->con_priv;
  125. void __iomem *base = chan_info->mhu->mlink[chan_info->pchan].tx_reg;
  126. /* Send event to co-processor */
  127. writel_relaxed(BIT(chan_info->doorbell), base + INTR_SET_OFS);
  128. return 0;
  129. }
  130. static int mhu_db_startup(struct mbox_chan *chan)
  131. {
  132. mhu_db_mbox_clear_irq(chan);
  133. return 0;
  134. }
  135. static void mhu_db_shutdown(struct mbox_chan *chan)
  136. {
  137. struct mhu_db_channel *chan_info = chan->con_priv;
  138. struct mbox_controller *mbox = &chan_info->mhu->mbox;
  139. int i;
  140. for (i = 0; i < mbox->num_chans; i++)
  141. if (chan == &mbox->chans[i])
  142. break;
  143. if (mbox->num_chans == i) {
  144. dev_warn(mbox->dev, "Request to free non-existent channel\n");
  145. return;
  146. }
  147. /* Reset channel */
  148. mhu_db_mbox_clear_irq(chan);
  149. devm_kfree(mbox->dev, chan->con_priv);
  150. chan->con_priv = NULL;
  151. }
  152. static struct mbox_chan *mhu_db_mbox_xlate(struct mbox_controller *mbox,
  153. const struct of_phandle_args *spec)
  154. {
  155. struct arm_mhu *mhu = dev_get_drvdata(mbox->dev);
  156. struct mhu_db_channel *chan_info;
  157. struct mbox_chan *chan;
  158. unsigned int pchan = spec->args[0];
  159. unsigned int doorbell = spec->args[1];
  160. int i;
  161. /* Bounds checking */
  162. if (pchan >= MHU_CHANS || doorbell >= MHU_NUM_DOORBELLS) {
  163. dev_err(mbox->dev,
  164. "Invalid channel requested pchan: %d doorbell: %d\n",
  165. pchan, doorbell);
  166. return ERR_PTR(-EINVAL);
  167. }
  168. /* Is requested channel free? */
  169. chan = mhu_db_mbox_to_channel(mbox, pchan, doorbell);
  170. if (chan) {
  171. dev_err(mbox->dev, "Channel in use: pchan: %d doorbell: %d\n",
  172. pchan, doorbell);
  173. return ERR_PTR(-EBUSY);
  174. }
  175. /* Find the first free slot */
  176. for (i = 0; i < mbox->num_chans; i++)
  177. if (!mbox->chans[i].con_priv)
  178. break;
  179. if (mbox->num_chans == i) {
  180. dev_err(mbox->dev, "No free channels left\n");
  181. return ERR_PTR(-EBUSY);
  182. }
  183. chan = &mbox->chans[i];
  184. chan_info = devm_kzalloc(mbox->dev, sizeof(*chan_info), GFP_KERNEL);
  185. if (!chan_info)
  186. return ERR_PTR(-ENOMEM);
  187. chan_info->mhu = mhu;
  188. chan_info->pchan = pchan;
  189. chan_info->doorbell = doorbell;
  190. chan->con_priv = chan_info;
  191. dev_dbg(mbox->dev, "mbox: created channel phys: %d doorbell: %d\n",
  192. pchan, doorbell);
  193. return chan;
  194. }
  195. static const struct mbox_chan_ops mhu_db_ops = {
  196. .send_data = mhu_db_send_data,
  197. .startup = mhu_db_startup,
  198. .shutdown = mhu_db_shutdown,
  199. .last_tx_done = mhu_db_last_tx_done,
  200. };
  201. static int mhu_db_probe(struct amba_device *adev, const struct amba_id *id)
  202. {
  203. u32 cell_count;
  204. int i, err, max_chans;
  205. struct arm_mhu *mhu;
  206. struct mbox_chan *chans;
  207. struct device *dev = &adev->dev;
  208. struct device_node *np = dev->of_node;
  209. int mhu_reg[MHU_CHANS] = {
  210. MHU_LP_OFFSET, MHU_HP_OFFSET, MHU_SEC_OFFSET,
  211. };
  212. if (!of_device_is_compatible(np, "arm,mhu-doorbell"))
  213. return -ENODEV;
  214. err = of_property_read_u32(np, "#mbox-cells", &cell_count);
  215. if (err) {
  216. dev_err(dev, "failed to read #mbox-cells in '%pOF'\n", np);
  217. return err;
  218. }
  219. if (cell_count == 2) {
  220. max_chans = MHU_CHAN_MAX;
  221. } else {
  222. dev_err(dev, "incorrect value of #mbox-cells in '%pOF'\n", np);
  223. return -EINVAL;
  224. }
  225. mhu = devm_kzalloc(dev, sizeof(*mhu), GFP_KERNEL);
  226. if (!mhu)
  227. return -ENOMEM;
  228. mhu->base = devm_ioremap_resource(dev, &adev->res);
  229. if (IS_ERR(mhu->base))
  230. return PTR_ERR(mhu->base);
  231. chans = devm_kcalloc(dev, max_chans, sizeof(*chans), GFP_KERNEL);
  232. if (!chans)
  233. return -ENOMEM;
  234. mhu->dev = dev;
  235. mhu->mbox.dev = dev;
  236. mhu->mbox.chans = chans;
  237. mhu->mbox.num_chans = max_chans;
  238. mhu->mbox.txdone_irq = false;
  239. mhu->mbox.txdone_poll = true;
  240. mhu->mbox.txpoll_period = 1;
  241. mhu->mbox.of_xlate = mhu_db_mbox_xlate;
  242. amba_set_drvdata(adev, mhu);
  243. mhu->mbox.ops = &mhu_db_ops;
  244. err = devm_mbox_controller_register(dev, &mhu->mbox);
  245. if (err) {
  246. dev_err(dev, "Failed to register mailboxes %d\n", err);
  247. return err;
  248. }
  249. for (i = 0; i < MHU_CHANS; i++) {
  250. int irq = mhu->mlink[i].irq = adev->irq[i];
  251. if (irq <= 0) {
  252. dev_dbg(dev, "No IRQ found for Channel %d\n", i);
  253. continue;
  254. }
  255. mhu->mlink[i].rx_reg = mhu->base + mhu_reg[i];
  256. mhu->mlink[i].tx_reg = mhu->mlink[i].rx_reg + TX_REG_OFFSET;
  257. err = devm_request_threaded_irq(dev, irq, NULL,
  258. mhu_db_mbox_rx_handler,
  259. IRQF_ONESHOT, "mhu_db_link", mhu);
  260. if (err) {
  261. dev_err(dev, "Can't claim IRQ %d\n", irq);
  262. mbox_controller_unregister(&mhu->mbox);
  263. return err;
  264. }
  265. }
  266. dev_info(dev, "ARM MHU Doorbell mailbox registered\n");
  267. return 0;
  268. }
  269. static struct amba_id mhu_ids[] = {
  270. {
  271. .id = 0x1bb098,
  272. .mask = 0xffffff,
  273. },
  274. { 0, 0 },
  275. };
  276. MODULE_DEVICE_TABLE(amba, mhu_ids);
  277. static struct amba_driver arm_mhu_db_driver = {
  278. .drv = {
  279. .name = "mhu-doorbell",
  280. },
  281. .id_table = mhu_ids,
  282. .probe = mhu_db_probe,
  283. };
  284. module_amba_driver(arm_mhu_db_driver);
  285. MODULE_LICENSE("GPL v2");
  286. MODULE_DESCRIPTION("ARM MHU Doorbell Driver");
  287. MODULE_AUTHOR("Sudeep Holla <sudeep.holla@arm.com>");