snvs_lpgpr.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2015 Pengutronix, Steffen Trumtrar <kernel@pengutronix.de>
  4. * Copyright (c) 2017 Pengutronix, Oleksij Rempel <kernel@pengutronix.de>
  5. */
  6. #include <linux/mfd/syscon.h>
  7. #include <linux/module.h>
  8. #include <linux/nvmem-provider.h>
  9. #include <linux/of.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/regmap.h>
  12. #define IMX6Q_SNVS_HPLR 0x00
  13. #define IMX6Q_SNVS_LPLR 0x34
  14. #define IMX6Q_SNVS_LPGPR 0x68
  15. #define IMX7D_SNVS_HPLR 0x00
  16. #define IMX7D_SNVS_LPLR 0x34
  17. #define IMX7D_SNVS_LPGPR 0x90
  18. #define IMX_GPR_SL BIT(5)
  19. #define IMX_GPR_HL BIT(5)
  20. struct snvs_lpgpr_cfg {
  21. int offset;
  22. int offset_hplr;
  23. int offset_lplr;
  24. int size;
  25. };
  26. struct snvs_lpgpr_priv {
  27. struct device_d *dev;
  28. struct regmap *regmap;
  29. struct nvmem_config cfg;
  30. const struct snvs_lpgpr_cfg *dcfg;
  31. };
  32. static const struct snvs_lpgpr_cfg snvs_lpgpr_cfg_imx6q = {
  33. .offset = IMX6Q_SNVS_LPGPR,
  34. .offset_hplr = IMX6Q_SNVS_HPLR,
  35. .offset_lplr = IMX6Q_SNVS_LPLR,
  36. .size = 4,
  37. };
  38. static const struct snvs_lpgpr_cfg snvs_lpgpr_cfg_imx7d = {
  39. .offset = IMX7D_SNVS_LPGPR,
  40. .offset_hplr = IMX7D_SNVS_HPLR,
  41. .offset_lplr = IMX7D_SNVS_LPLR,
  42. .size = 16,
  43. };
  44. static int snvs_lpgpr_write(void *context, unsigned int offset, void *val,
  45. size_t bytes)
  46. {
  47. struct snvs_lpgpr_priv *priv = context;
  48. const struct snvs_lpgpr_cfg *dcfg = priv->dcfg;
  49. unsigned int lock_reg;
  50. int ret;
  51. ret = regmap_read(priv->regmap, dcfg->offset_hplr, &lock_reg);
  52. if (ret < 0)
  53. return ret;
  54. if (lock_reg & IMX_GPR_SL)
  55. return -EPERM;
  56. ret = regmap_read(priv->regmap, dcfg->offset_lplr, &lock_reg);
  57. if (ret < 0)
  58. return ret;
  59. if (lock_reg & IMX_GPR_HL)
  60. return -EPERM;
  61. return regmap_bulk_write(priv->regmap, dcfg->offset + offset, val,
  62. bytes / 4);
  63. }
  64. static int snvs_lpgpr_read(void *context, unsigned int offset, void *val,
  65. size_t bytes)
  66. {
  67. struct snvs_lpgpr_priv *priv = context;
  68. const struct snvs_lpgpr_cfg *dcfg = priv->dcfg;
  69. return regmap_bulk_read(priv->regmap, dcfg->offset + offset,
  70. val, bytes / 4);
  71. }
  72. static int snvs_lpgpr_probe(struct platform_device *pdev)
  73. {
  74. struct device *dev = &pdev->dev;
  75. struct device_node *node = dev->of_node;
  76. struct device_node *syscon_node;
  77. struct snvs_lpgpr_priv *priv;
  78. struct nvmem_config *cfg;
  79. struct nvmem_device *nvmem;
  80. const struct snvs_lpgpr_cfg *dcfg;
  81. if (!node)
  82. return -ENOENT;
  83. priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
  84. if (!priv)
  85. return -ENOMEM;
  86. dcfg = of_device_get_match_data(dev);
  87. if (!dcfg)
  88. return -EINVAL;
  89. syscon_node = of_get_parent(node);
  90. if (!syscon_node)
  91. return -ENODEV;
  92. priv->regmap = syscon_node_to_regmap(syscon_node);
  93. of_node_put(syscon_node);
  94. if (IS_ERR(priv->regmap))
  95. return PTR_ERR(priv->regmap);
  96. priv->dcfg = dcfg;
  97. cfg = &priv->cfg;
  98. cfg->priv = priv;
  99. cfg->name = dev_name(dev);
  100. cfg->dev = dev;
  101. cfg->stride = 4;
  102. cfg->word_size = 4;
  103. cfg->size = dcfg->size;
  104. cfg->owner = THIS_MODULE;
  105. cfg->reg_read = snvs_lpgpr_read;
  106. cfg->reg_write = snvs_lpgpr_write;
  107. nvmem = devm_nvmem_register(dev, cfg);
  108. return PTR_ERR_OR_ZERO(nvmem);
  109. }
  110. static const struct of_device_id snvs_lpgpr_dt_ids[] = {
  111. { .compatible = "fsl,imx6q-snvs-lpgpr", .data = &snvs_lpgpr_cfg_imx6q },
  112. { .compatible = "fsl,imx6ul-snvs-lpgpr",
  113. .data = &snvs_lpgpr_cfg_imx6q },
  114. { .compatible = "fsl,imx7d-snvs-lpgpr", .data = &snvs_lpgpr_cfg_imx7d },
  115. { },
  116. };
  117. MODULE_DEVICE_TABLE(of, snvs_lpgpr_dt_ids);
  118. static struct platform_driver snvs_lpgpr_driver = {
  119. .probe = snvs_lpgpr_probe,
  120. .driver = {
  121. .name = "snvs_lpgpr",
  122. .of_match_table = snvs_lpgpr_dt_ids,
  123. },
  124. };
  125. module_platform_driver(snvs_lpgpr_driver);
  126. MODULE_AUTHOR("Oleksij Rempel <o.rempel@pengutronix.de>");
  127. MODULE_DESCRIPTION("Low Power General Purpose Register in i.MX6 and i.MX7 Secure Non-Volatile Storage");
  128. MODULE_LICENSE("GPL v2");