phy-qcom-qmp.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2017, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef QCOM_PHY_QMP_H_
  6. #define QCOM_PHY_QMP_H_
  7. #include "phy-qcom-qmp-qserdes-com.h"
  8. #include "phy-qcom-qmp-qserdes-txrx.h"
  9. #include "phy-qcom-qmp-qserdes-com-v3.h"
  10. #include "phy-qcom-qmp-qserdes-txrx-v3.h"
  11. #include "phy-qcom-qmp-qserdes-com-v4.h"
  12. #include "phy-qcom-qmp-qserdes-txrx-v4.h"
  13. #include "phy-qcom-qmp-qserdes-txrx-v4_20.h"
  14. #include "phy-qcom-qmp-qserdes-com-v5.h"
  15. #include "phy-qcom-qmp-qserdes-txrx-v5.h"
  16. #include "phy-qcom-qmp-qserdes-txrx-v5_20.h"
  17. #include "phy-qcom-qmp-qserdes-txrx-v5_5nm.h"
  18. #include "phy-qcom-qmp-qserdes-com-v6.h"
  19. #include "phy-qcom-qmp-qserdes-txrx-v6.h"
  20. #include "phy-qcom-qmp-qserdes-txrx-v6_20.h"
  21. #include "phy-qcom-qmp-qserdes-txrx-v6_n4.h"
  22. #include "phy-qcom-qmp-qserdes-ln-shrd-v6.h"
  23. #include "phy-qcom-qmp-qserdes-com-v7.h"
  24. #include "phy-qcom-qmp-qserdes-txrx-v7.h"
  25. #include "phy-qcom-qmp-qserdes-pll.h"
  26. #include "phy-qcom-qmp-pcs-v2.h"
  27. #include "phy-qcom-qmp-pcs-v3.h"
  28. #include "phy-qcom-qmp-pcs-v4.h"
  29. #include "phy-qcom-qmp-pcs-v4_20.h"
  30. #include "phy-qcom-qmp-pcs-v5.h"
  31. #include "phy-qcom-qmp-pcs-v5_20.h"
  32. #include "phy-qcom-qmp-pcs-v6.h"
  33. #include "phy-qcom-qmp-pcs-v6-n4.h"
  34. #include "phy-qcom-qmp-pcs-v6_20.h"
  35. #include "phy-qcom-qmp-pcs-v7.h"
  36. /* QPHY_SW_RESET bit */
  37. #define SW_RESET BIT(0)
  38. /* QPHY_POWER_DOWN_CONTROL */
  39. #define SW_PWRDN BIT(0)
  40. #define REFCLK_DRV_DSBL BIT(1) /* PCIe */
  41. /* QPHY_START_CONTROL bits */
  42. #define SERDES_START BIT(0)
  43. #define PCS_START BIT(1)
  44. /* QPHY_PCS_STATUS bit */
  45. #define PHYSTATUS BIT(6)
  46. #define PHYSTATUS_4_20 BIT(7)
  47. /* QPHY_PCS_AUTONOMOUS_MODE_CTRL register bits */
  48. #define ARCVR_DTCT_EN BIT(0)
  49. #define ALFPS_DTCT_EN BIT(1)
  50. #define ARCVR_DTCT_EVENT_SEL BIT(4)
  51. /* QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR register bits */
  52. #define IRQ_CLEAR BIT(0)
  53. /* QPHY_PCS_MISC_CLAMP_ENABLE register bits */
  54. #define CLAMP_EN BIT(0) /* enables i/o clamp_n */
  55. #endif