reset-imx8mp-audiomix.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright 2024 NXP
  4. */
  5. #include <linux/auxiliary_bus.h>
  6. #include <linux/device.h>
  7. #include <linux/io.h>
  8. #include <linux/module.h>
  9. #include <linux/of.h>
  10. #include <linux/of_address.h>
  11. #include <linux/reset-controller.h>
  12. #define EARC 0x200
  13. #define EARC_RESET_MASK 0x3
  14. struct imx8mp_audiomix_reset {
  15. struct reset_controller_dev rcdev;
  16. spinlock_t lock; /* protect register read-modify-write cycle */
  17. void __iomem *base;
  18. };
  19. static struct imx8mp_audiomix_reset *to_imx8mp_audiomix_reset(struct reset_controller_dev *rcdev)
  20. {
  21. return container_of(rcdev, struct imx8mp_audiomix_reset, rcdev);
  22. }
  23. static int imx8mp_audiomix_reset_assert(struct reset_controller_dev *rcdev,
  24. unsigned long id)
  25. {
  26. struct imx8mp_audiomix_reset *priv = to_imx8mp_audiomix_reset(rcdev);
  27. void __iomem *reg_addr = priv->base;
  28. unsigned int mask, reg;
  29. unsigned long flags;
  30. mask = BIT(id);
  31. spin_lock_irqsave(&priv->lock, flags);
  32. reg = readl(reg_addr + EARC);
  33. writel(reg & ~mask, reg_addr + EARC);
  34. spin_unlock_irqrestore(&priv->lock, flags);
  35. return 0;
  36. }
  37. static int imx8mp_audiomix_reset_deassert(struct reset_controller_dev *rcdev,
  38. unsigned long id)
  39. {
  40. struct imx8mp_audiomix_reset *priv = to_imx8mp_audiomix_reset(rcdev);
  41. void __iomem *reg_addr = priv->base;
  42. unsigned int mask, reg;
  43. unsigned long flags;
  44. mask = BIT(id);
  45. spin_lock_irqsave(&priv->lock, flags);
  46. reg = readl(reg_addr + EARC);
  47. writel(reg | mask, reg_addr + EARC);
  48. spin_unlock_irqrestore(&priv->lock, flags);
  49. return 0;
  50. }
  51. static const struct reset_control_ops imx8mp_audiomix_reset_ops = {
  52. .assert = imx8mp_audiomix_reset_assert,
  53. .deassert = imx8mp_audiomix_reset_deassert,
  54. };
  55. static int imx8mp_audiomix_reset_probe(struct auxiliary_device *adev,
  56. const struct auxiliary_device_id *id)
  57. {
  58. struct imx8mp_audiomix_reset *priv;
  59. struct device *dev = &adev->dev;
  60. int ret;
  61. priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
  62. if (!priv)
  63. return -ENOMEM;
  64. spin_lock_init(&priv->lock);
  65. priv->rcdev.owner = THIS_MODULE;
  66. priv->rcdev.nr_resets = fls(EARC_RESET_MASK);
  67. priv->rcdev.ops = &imx8mp_audiomix_reset_ops;
  68. priv->rcdev.of_node = dev->parent->of_node;
  69. priv->rcdev.dev = dev;
  70. priv->rcdev.of_reset_n_cells = 1;
  71. priv->base = of_iomap(dev->parent->of_node, 0);
  72. if (!priv->base)
  73. return -ENOMEM;
  74. dev_set_drvdata(dev, priv);
  75. ret = devm_reset_controller_register(dev, &priv->rcdev);
  76. if (ret)
  77. goto out_unmap;
  78. return 0;
  79. out_unmap:
  80. iounmap(priv->base);
  81. return ret;
  82. }
  83. static void imx8mp_audiomix_reset_remove(struct auxiliary_device *adev)
  84. {
  85. struct imx8mp_audiomix_reset *priv = dev_get_drvdata(&adev->dev);
  86. iounmap(priv->base);
  87. }
  88. static const struct auxiliary_device_id imx8mp_audiomix_reset_ids[] = {
  89. {
  90. .name = "clk_imx8mp_audiomix.reset",
  91. },
  92. { }
  93. };
  94. MODULE_DEVICE_TABLE(auxiliary, imx8mp_audiomix_reset_ids);
  95. static struct auxiliary_driver imx8mp_audiomix_reset_driver = {
  96. .probe = imx8mp_audiomix_reset_probe,
  97. .remove = imx8mp_audiomix_reset_remove,
  98. .id_table = imx8mp_audiomix_reset_ids,
  99. };
  100. module_auxiliary_driver(imx8mp_audiomix_reset_driver);
  101. MODULE_AUTHOR("Shengjiu Wang <shengjiu.wang@nxp.com>");
  102. MODULE_DESCRIPTION("Freescale i.MX8MP Audio Block Controller reset driver");
  103. MODULE_LICENSE("GPL");