reset-meson.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
  2. /*
  3. * Amlogic Meson Reset Controller driver
  4. *
  5. * Copyright (c) 2016 BayLibre, SAS.
  6. * Author: Neil Armstrong <narmstrong@baylibre.com>
  7. */
  8. #include <linux/err.h>
  9. #include <linux/init.h>
  10. #include <linux/io.h>
  11. #include <linux/of.h>
  12. #include <linux/module.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/reset-controller.h>
  15. #include <linux/slab.h>
  16. #include <linux/types.h>
  17. #define BITS_PER_REG 32
  18. struct meson_reset_param {
  19. int reg_count;
  20. int level_offset;
  21. };
  22. struct meson_reset {
  23. void __iomem *reg_base;
  24. const struct meson_reset_param *param;
  25. struct reset_controller_dev rcdev;
  26. spinlock_t lock;
  27. };
  28. static int meson_reset_reset(struct reset_controller_dev *rcdev,
  29. unsigned long id)
  30. {
  31. struct meson_reset *data =
  32. container_of(rcdev, struct meson_reset, rcdev);
  33. unsigned int bank = id / BITS_PER_REG;
  34. unsigned int offset = id % BITS_PER_REG;
  35. void __iomem *reg_addr = data->reg_base + (bank << 2);
  36. writel(BIT(offset), reg_addr);
  37. return 0;
  38. }
  39. static int meson_reset_level(struct reset_controller_dev *rcdev,
  40. unsigned long id, bool assert)
  41. {
  42. struct meson_reset *data =
  43. container_of(rcdev, struct meson_reset, rcdev);
  44. unsigned int bank = id / BITS_PER_REG;
  45. unsigned int offset = id % BITS_PER_REG;
  46. void __iomem *reg_addr;
  47. unsigned long flags;
  48. u32 reg;
  49. reg_addr = data->reg_base + data->param->level_offset + (bank << 2);
  50. spin_lock_irqsave(&data->lock, flags);
  51. reg = readl(reg_addr);
  52. if (assert)
  53. writel(reg & ~BIT(offset), reg_addr);
  54. else
  55. writel(reg | BIT(offset), reg_addr);
  56. spin_unlock_irqrestore(&data->lock, flags);
  57. return 0;
  58. }
  59. static int meson_reset_assert(struct reset_controller_dev *rcdev,
  60. unsigned long id)
  61. {
  62. return meson_reset_level(rcdev, id, true);
  63. }
  64. static int meson_reset_deassert(struct reset_controller_dev *rcdev,
  65. unsigned long id)
  66. {
  67. return meson_reset_level(rcdev, id, false);
  68. }
  69. static const struct reset_control_ops meson_reset_ops = {
  70. .reset = meson_reset_reset,
  71. .assert = meson_reset_assert,
  72. .deassert = meson_reset_deassert,
  73. };
  74. static const struct meson_reset_param meson8b_param = {
  75. .reg_count = 8,
  76. .level_offset = 0x7c,
  77. };
  78. static const struct meson_reset_param meson_a1_param = {
  79. .reg_count = 3,
  80. .level_offset = 0x40,
  81. };
  82. static const struct meson_reset_param meson_s4_param = {
  83. .reg_count = 6,
  84. .level_offset = 0x40,
  85. };
  86. static const struct meson_reset_param t7_param = {
  87. .reg_count = 7,
  88. .level_offset = 0x40,
  89. };
  90. static const struct of_device_id meson_reset_dt_ids[] = {
  91. { .compatible = "amlogic,meson8b-reset", .data = &meson8b_param},
  92. { .compatible = "amlogic,meson-gxbb-reset", .data = &meson8b_param},
  93. { .compatible = "amlogic,meson-axg-reset", .data = &meson8b_param},
  94. { .compatible = "amlogic,meson-a1-reset", .data = &meson_a1_param},
  95. { .compatible = "amlogic,meson-s4-reset", .data = &meson_s4_param},
  96. { .compatible = "amlogic,c3-reset", .data = &meson_s4_param},
  97. { .compatible = "amlogic,t7-reset", .data = &t7_param},
  98. { /* sentinel */ },
  99. };
  100. MODULE_DEVICE_TABLE(of, meson_reset_dt_ids);
  101. static int meson_reset_probe(struct platform_device *pdev)
  102. {
  103. struct meson_reset *data;
  104. data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
  105. if (!data)
  106. return -ENOMEM;
  107. data->reg_base = devm_platform_ioremap_resource(pdev, 0);
  108. if (IS_ERR(data->reg_base))
  109. return PTR_ERR(data->reg_base);
  110. data->param = of_device_get_match_data(&pdev->dev);
  111. if (!data->param)
  112. return -ENODEV;
  113. spin_lock_init(&data->lock);
  114. data->rcdev.owner = THIS_MODULE;
  115. data->rcdev.nr_resets = data->param->reg_count * BITS_PER_REG;
  116. data->rcdev.ops = &meson_reset_ops;
  117. data->rcdev.of_node = pdev->dev.of_node;
  118. return devm_reset_controller_register(&pdev->dev, &data->rcdev);
  119. }
  120. static struct platform_driver meson_reset_driver = {
  121. .probe = meson_reset_probe,
  122. .driver = {
  123. .name = "meson_reset",
  124. .of_match_table = meson_reset_dt_ids,
  125. },
  126. };
  127. module_platform_driver(meson_reset_driver);
  128. MODULE_DESCRIPTION("Amlogic Meson Reset Controller driver");
  129. MODULE_AUTHOR("Neil Armstrong <narmstrong@baylibre.com>");
  130. MODULE_LICENSE("Dual BSD/GPL");