ark1668_vin.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424
  1. #ifndef _ARK168_VIDEO_H_
  2. #define _ARK168_VIDEO_H_
  3. #include <linux/cdev.h>
  4. #include <linux/i2c.h>
  5. #include <linux/soc/arkmicro/ark1668_itu656_regs.h>
  6. #include <linux/soc/arkmicro/ark1668_sys_resgs.h>
  7. #include <linux/soc/arkmicro/ark1668_gpio.h>
  8. #include <linux/soc/arkmicro/ark1668_lcdc_regs.h>
  9. //#define ARK_VIN_DBG
  10. #ifdef ARK_VIN_DBG
  11. #define ARKVIN_DBGPRTK(...) printk(KERN_ALERT __VA_ARGS__)
  12. #else
  13. #define ARKVIN_DBGPRTK(...)
  14. #endif
  15. #define ITU656_FRAME_NUM 4//max 6
  16. #define ITU656_BUFFER_NUM 3
  17. #define ITU656_DEV_CLASS_CREATE 1
  18. #define ARK_VIN_NAME "ark1668_vin"
  19. #define PAL 0
  20. #define NTSC 1
  21. #define BLOCK_HEIGHT 32
  22. #define ITU656_MAX_FRAME 4
  23. #define PAL_WIDTH 720
  24. #define PAL_HEIGHT 288
  25. #define NTSC_WIDTH 720
  26. #define NTSC_HEIGHT 240
  27. #define CVBS_WIDTH PAL_WIDTH
  28. #define CVBS_HEIGHT PAL_HEIGHT
  29. #define DEINTERLACE_MAX_FRAME 8
  30. #define DEINTERLACE_WIDTH 720
  31. #define DEINTERLACE_HEIGHT 576
  32. #define DVR_MAJOR 243
  33. #define ITU656_BUFFER_EMPTY 0x0 // buffer is readed by lcd/tv, ITU656 can write
  34. #define ITU656_BUFFER_FULL_LCD 0x1 // buffer is writed ok by itu656. lcd can read
  35. #define ITU656_BUFFER_FULL_TV 0x10 // buffer is writed ok by itu656. tv can read
  36. #define ITU656_BUFFER_FULL_APP 0x20 // buffer is writed ok by itu656. app can read
  37. #define ITU656_BUFFER_FULL_MIRROR 0x40 // buffer is writed ok by itu656. mirror can read
  38. #define DISCARD_FRAME_SYS_CHANGE 5
  39. #define ITU656_FIELD_SIZE (CVBS_WIDTH*CVBS_HEIGHT*2)
  40. #define DISPLAY_WIDTH 1024
  41. #define DISPLAY_HEIGHT 600
  42. #define ITU656_FRAME_SIZE (ITU656_FIELD_SIZE*2)
  43. #define ITU656_PROGRESSIVE_FRAME_SIZE (1280*720*2)
  44. #define ITU656_PROGRESSIVE_FRAME_SIZE_1080P (1920*1080*2)
  45. #define ARK_IOW(num, dtype) _IOW('O', num, dtype)
  46. #define ARK_IOR(num, dtype) _IOR('O', num, dtype)
  47. #define ARK_IOWR(num, dtype) _IOWR('O', num, dtype)
  48. #define ARK_IO(num) _IO('O', num)
  49. #define ARKDISP_IOCTL_BASE 0xa0
  50. #define ARKDISP_SET_TVENC_CFG _IOW(ARKDISP_IOCTL_BASE, 10, unsigned long)
  51. #define ARK_DISP_VIDEO_PIXFMT_YUYV 2
  52. #define ARKPRESCAL_WORKMODE_MIX 3
  53. #define ARKPRESCAL_HFORMAT_YUV422 3
  54. #define DISPLAY_LAYER 4
  55. #define TVOUT_LAYER 3
  56. #define DISPLAY_FB_PATH "/dev/fb4"
  57. #define TVOUT_FB_PATH "/dev/fb3"
  58. #define ITU656_USE_DEINTERLACE
  59. #define vin_readl(reg) __raw_readl(g_ark168_vin->dvr_dev->context.itu656_base+(reg))
  60. #define vin_writel(reg, val) __raw_writel((val), g_ark168_vin->dvr_dev->context.itu656_base+(reg))
  61. #define vin_readl_sys(reg) __raw_readl(g_ark168_vin->dvr_dev->context.sys_base+(reg))
  62. #define vin_writel_sys(reg, val) __raw_writel((val), g_ark168_vin->dvr_dev->context.sys_base+(reg))
  63. #define vin_readl_dein(reg) __raw_readl(g_ark168_vin->dvr_dev->context.deinterlace_base+(reg))
  64. #define vin_writel_dein(reg, val) __raw_writel((val), g_ark168_vin->dvr_dev->context.deinterlace_base+(reg))
  65. #define vin_readl_lcd(reg) __raw_readl(g_ark168_vin->dvr_dev->context.lcd_base+(reg))
  66. #define vin_writel_lcd(reg, val) __raw_writel((val), g_ark168_vin->dvr_dev->context.lcd_base+(reg))
  67. #define GetPingPongNextBuf(index,bufcnt) {index++;if(index == bufcnt) index = 0;}
  68. #define GetPingPongPreBuf(index,bufcnt) {index--; if(index <0) index = bufcnt - 1;}
  69. #define GetFrameNum(framecnt,oddeven,bufcnt) { framecnt = (oddeven == DEINTERLACE_FIELD_ODD) ? bufcnt*2:(bufcnt*2+1);}
  70. enum ark_disp_tvenc_out_mode {
  71. ARKDISP_TVENC_OUT_YPBPR_I480HZ60 = 0,
  72. ARKDISP_TVENC_OUT_YPBPR_I576HZ50 = 1,
  73. ARKDISP_TVENC_OUT_YPBPR_P480HZ60 = 2,
  74. ARKDISP_TVENC_OUT_YPBPR_P576HZ50 = 3,
  75. ARKDISP_TVENC_OUT_YPBPR_P720HZ60 = 4,
  76. ARKDISP_TVENC_OUT_YPBPR_P720HZ50 = 5,
  77. ARKDISP_TVENC_OUT_YPBPR_I1080HZ60 = 6,
  78. ARKDISP_TVENC_OUT_YPBPR_I1080HZ50 = 7,
  79. ARKDISP_TVENC_OUT_YPBPR_I1080HZ50_1250 = 8,
  80. ARKDISP_TVENC_OUT_YPBPR_P1080HZ60 = 9,
  81. ARKDISP_TVENC_OUT_YPBPR_P1080HZ50 = 10,
  82. ARKDISP_TVENC_OUT_CVBS_PAL = 11,
  83. ARKDISP_TVENC_OUT_CVBS_NTSC = 12,
  84. ARKDISP_TVENC_OUT_ITU656_PAL = 13,
  85. ARKDISP_TVENC_OUT_ITU656_NTSC = 14,
  86. ARKDISP_TVENC_OUT_VGA_640x480HZ60 = 15,
  87. ARKDISP_TVENC_OUT_VGA_800x600HZ60 = 16,
  88. ARKDISP_TVENC_OUT_VGA_1024x768HZ60 = 17,
  89. ARKDISP_TVENC_OUT_VGA_1280x1024HZ60 = 18,
  90. ARKDISP_TVENC_OUT_VGA_1900x1200HZ60 = 19, // bandwidth limit
  91. ARKDISP_TVENC_OUT_VGA_1280x1024HZ75 = 20,
  92. ARKDISP_TVENC_OUT_VGA_1280x960HZ85 = 21, // bandwidth limit
  93. ARKDISP_TVENC_OUT_VGA_1280x720HZ60 = 22,
  94. };
  95. enum {
  96. TYPE_UNKNOWN = -1,
  97. TYPE_CVBS = 0,
  98. TYPE_720P,
  99. TYPE_1080P,
  100. };
  101. enum ark7116_channel {
  102. ARK7116_AV0,
  103. ARK7116_AV1,
  104. ARK7116_AV2,
  105. };
  106. enum itu656_channel {
  107. ITU656_CH0,
  108. ITU656_CH1,
  109. ITU656_CH2,
  110. };
  111. enum dvr_source {
  112. DVR_SOURCE_CAMERA,
  113. DVR_SOURCE_AUX,
  114. DVR_SOURCE_DVD,
  115. };
  116. enum dvr_ic_type {
  117. IC_TYPE_UNKNOWN,
  118. IC_TYPE_ARK7116,
  119. IC_TYPE_TP2825B,
  120. IC_TYPE_RN6752,
  121. IC_TYPE_UB934,
  122. IC_TYPE_END
  123. };
  124. struct vin_para{
  125. int xpos;
  126. int ypos;
  127. int width;
  128. int height;
  129. int source;
  130. int tvout;
  131. int hori_mirror;
  132. int vert_mirror;
  133. int left_blank;
  134. int right_blank;
  135. int top_blank;
  136. int bottom_blank;
  137. int progressive;
  138. int itu601en;
  139. };
  140. enum ui_scaler_type_id {
  141. UI_SCALER_NONE,//normal mode: no caler ,cannt set posx posy
  142. UI_POSITION_CVBS,//no scaler, can set posx posy throught arkdata.ini
  143. UI_SCALER_VGA, //scaler mode, can set posx posy throught arkdata.ini
  144. UI_SCALER_CVBS, //scaler mode, can set posx posy throught arkdata.ini
  145. UI_SCALER_END,
  146. };
  147. enum mirror_type {
  148. MIRROR_TYPE_NONE,
  149. MIRROR_TYPE_L2R,//mirror left to right
  150. MIRROR_TYPE_U2D,//mirror up to down
  151. MIRROR_TYPE_L2R_U2D,//mirror left to right and up to down
  152. MIRROR_TYPE_END,
  153. };
  154. struct arkfb_update_window {
  155. unsigned int win_x, win_y;
  156. unsigned int win_width, win_height;
  157. unsigned int width, height;
  158. unsigned int format;
  159. unsigned int rgb_order;
  160. unsigned int yuyv_order;
  161. unsigned int out_x, out_y;
  162. unsigned int out_width, out_height;
  163. unsigned int interlace_out;
  164. unsigned int show_tv;
  165. };
  166. struct arkfb_window_addr {
  167. unsigned int phy_addr;
  168. unsigned int phy_cbaddr;
  169. unsigned int phy_craddr;
  170. unsigned int wait_vsync;
  171. };
  172. struct ark_disp_tvenc_cfg_arg {
  173. unsigned int enable;
  174. unsigned int out_mode; /* enum ark_disp_tvenc_out_mode */
  175. unsigned int backcolor_y;
  176. unsigned int backcolor_cb;
  177. unsigned int backcolor_cr;
  178. };
  179. struct ark_frame_info {
  180. unsigned int frame_max;//mxa = 6
  181. unsigned int framebuf_phyaddr[6];
  182. };
  183. struct ark_private_data {
  184. int init;
  185. int support_max_resolution;
  186. int (*select_channel)(int ch);
  187. int (*detect_signal)(void);
  188. int (*get_progressive)(void);
  189. int (*display_effect)(int cmd, unsigned long arg);
  190. void (*dvr_start_cb)(void);
  191. void (*dvr_stop_cb)(void);
  192. int (*enter_carback_cb)(void);
  193. int (*exit_carback_cb)(void);
  194. int (*dvr_config)(void);
  195. int ic_type;
  196. int channel;
  197. };
  198. struct ark_carback_effect_para {
  199. volatile unsigned int carback_mask; //bit0=1:carback_brightness active,bit0=0:carback_brightness not active; ... ; bit5=1:carback_sharpness active,bit5=0:carback_sharpness not active
  200. volatile int carback_brightness;
  201. volatile int carback_contrast;
  202. volatile int carback_saturation;
  203. volatile int carback_hue;
  204. volatile int carback_sharpness;
  205. };
  206. struct ark_itu656in_context {
  207. int itu656_irq;
  208. int deinterlace_irq;
  209. struct device *dev;
  210. void __iomem *itu656_base;
  211. void __iomem *sys_base;
  212. void __iomem *deinterlace_base;
  213. void __iomem *lcd_base;
  214. };
  215. struct dvr_dev{
  216. char *name;
  217. int deinter_odd_even;
  218. int work_status;
  219. int channel;
  220. int carback_break;
  221. int start_carback_exit;
  222. int itu_channel;
  223. int system; //ntsc or pal
  224. int interlace;
  225. int itu601en;
  226. int discard_frame;
  227. int cur_buffer;
  228. int write_buffer;
  229. int display_buffer;
  230. int video_reinit;
  231. int show_video;
  232. int display_odd_even;
  233. int deinter_status;
  234. int src_width;
  235. int src_height;
  236. u8 *buffer_virtaddr;
  237. unsigned int buffer_size;
  238. unsigned int buffer_phyaddr;
  239. unsigned int buf_status[ITU656_BUFFER_NUM];
  240. unsigned int oddbuf_phyaddr[ITU656_BUFFER_NUM];
  241. unsigned int evenbuf_phyaddr[ITU656_BUFFER_NUM];
  242. unsigned int fieldbuf_phyaddr[4];
  243. int carback_signal;
  244. int enter_carback;
  245. int clock_scale_store; //save clock configure when enter carback
  246. //struct mutex mutex_lock;
  247. spinlock_t spin_lock;
  248. int dev_major, dev_minor;
  249. struct cdev cdev;
  250. struct i2c_client *client;
  251. struct vin_para itu656in;
  252. struct vin_para itu656in_back;
  253. struct timer_list timer;
  254. struct fasync_struct *fasync_queue;
  255. //for vbox
  256. unsigned int framebuf_phyaddr[ITU656_FRAME_NUM];
  257. unsigned int framebuf_status[ITU656_FRAME_NUM];
  258. int write_framebuf;
  259. int get_framebuf;
  260. int deinter_indirect_show;
  261. char frame_finish[ITU656_FRAME_NUM];//store frame id
  262. int frame_finish_count;
  263. wait_queue_head_t frame_finish_waitq;
  264. //mirror
  265. struct work_struct mirror_work;
  266. struct workqueue_struct *mirror_queue;
  267. unsigned int mirror_type;
  268. unsigned int oddbuf_virtaddr[ITU656_BUFFER_NUM];
  269. unsigned int evenbuf_virtaddr[ITU656_BUFFER_NUM];
  270. int write_mirror;
  271. struct list_head frame_list;
  272. void (*start)(struct dvr_dev *dvr_dev);
  273. void (*stop)(struct dvr_dev *dvr_dev);
  274. int ic_type; //7116, tp2825b, rn6752 ...
  275. int old_cvbs_type; //cvbs type before change
  276. struct ark_itu656in_context context;
  277. struct class *itu656_class;
  278. struct device *itu656_device;
  279. };
  280. struct vin_subdev_entity {
  281. struct v4l2_subdev *sd;
  282. struct v4l2_async_subdev *asd;
  283. struct v4l2_async_notifier notifier;
  284. u32 pfe_cfg0;
  285. struct list_head list;
  286. };
  287. struct vin_buffer {
  288. struct vb2_v4l2_buffer vb;
  289. struct list_head list;
  290. };
  291. struct ark_subdev_data {
  292. struct ark_private_data *g_arkvin_priv;
  293. struct i2c_client *g_arkvin_client;
  294. };
  295. struct ark1668_vin_device {
  296. struct device *dev;
  297. struct v4l2_device v4l2_dev;
  298. struct video_device video_dev;
  299. struct vb2_queue vb2_vidq;
  300. spinlock_t ark_queue_lock;
  301. struct list_head ark_queue;
  302. struct vin_buffer *cur_frm;
  303. unsigned int sequence;
  304. unsigned int vin_status;
  305. bool stop;
  306. bool stream_flag;
  307. struct completion comp;
  308. struct v4l2_format fmt;
  309. struct work_struct awb_work;
  310. struct mutex lock;
  311. struct vin_subdev_entity *current_subdev;
  312. struct list_head subdev_entities;
  313. struct ark_subdev_data pdata;
  314. struct dvr_dev *dvr_dev;
  315. };
  316. struct ark_disp_addr {
  317. unsigned int yaddr;
  318. unsigned int cbaddr;
  319. unsigned int craddr;
  320. unsigned int wait_vsync;
  321. };
  322. struct ark_disp_scaler {
  323. int src_w;
  324. int src_h;
  325. int win_x;
  326. int win_y;
  327. int win_w;
  328. int win_h;
  329. int out_x;
  330. int out_y;
  331. int out_w;
  332. int out_h;
  333. int cut_top;
  334. int cut_bottom;
  335. int cut_left;
  336. int cut_right;
  337. };
  338. struct vin_display_outpara{
  339. unsigned int layer;
  340. unsigned int pos_data;
  341. unsigned int source_size;
  342. unsigned int layer_size;
  343. unsigned int format;
  344. struct ark_disp_addr disp_addr;
  345. struct ark_disp_scaler scaler;
  346. };
  347. #define VIN_SHOW_WINDOW ARK_IO(55)
  348. #define VIN_HIDE_WINDOW ARK_IO(56)
  349. #define VIN_SET_WINDOW_POS ARK_IO(57)
  350. #define VIN_SET_SOURCE_SIZE ARK_IO(58)
  351. #define VIN_SET_WINDOW_FORMAT ARK_IO(59)
  352. #define VIN_SET_WINDOW_ADDR ARK_IO(60)
  353. #define VIN_SET_WINDOW_SCALER ARK_IO(61)
  354. #define VIN_SET_LAYER_SIZE ARK_IO(62)
  355. #define ARK_DVR_BRIGHTNESS_MASK (1<<0)
  356. #define ARK_DVR_CONTRAST_MASK (1<<1)
  357. #define ARK_DVR_SATURATION_MASK (1<<2)
  358. #define ARK_DVR_HUE_MASK (1<<3)
  359. #define ARK_DVR_SHARPNESS_MASK (1<<4)
  360. #define ITU656_INT (12+16)
  361. #define DEINTERLACE_INT (31+16)
  362. #endif