cdns3-ti.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * cdns3-ti.c - TI specific Glue layer for Cadence USB Controller
  4. *
  5. * Copyright (C) 2019 Texas Instruments Incorporated - https://www.ti.com
  6. */
  7. #include <linux/bits.h>
  8. #include <linux/clk.h>
  9. #include <linux/module.h>
  10. #include <linux/kernel.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/dma-mapping.h>
  14. #include <linux/io.h>
  15. #include <linux/of_platform.h>
  16. #include <linux/pm_runtime.h>
  17. #include <linux/property.h>
  18. #include "core.h"
  19. /* USB Wrapper register offsets */
  20. #define USBSS_PID 0x0
  21. #define USBSS_W1 0x4
  22. #define USBSS_STATIC_CONFIG 0x8
  23. #define USBSS_PHY_TEST 0xc
  24. #define USBSS_DEBUG_CTRL 0x10
  25. #define USBSS_DEBUG_INFO 0x14
  26. #define USBSS_DEBUG_LINK_STATE 0x18
  27. #define USBSS_DEVICE_CTRL 0x1c
  28. /* Wrapper 1 register bits */
  29. #define USBSS_W1_PWRUP_RST BIT(0)
  30. #define USBSS_W1_OVERCURRENT_SEL BIT(8)
  31. #define USBSS_W1_MODESTRAP_SEL BIT(9)
  32. #define USBSS_W1_OVERCURRENT BIT(16)
  33. #define USBSS_W1_MODESTRAP_MASK GENMASK(18, 17)
  34. #define USBSS_W1_MODESTRAP_SHIFT 17
  35. #define USBSS_W1_USB2_ONLY BIT(19)
  36. /* Static config register bits */
  37. #define USBSS1_STATIC_PLL_REF_SEL_MASK GENMASK(8, 5)
  38. #define USBSS1_STATIC_PLL_REF_SEL_SHIFT 5
  39. #define USBSS1_STATIC_LOOPBACK_MODE_MASK GENMASK(4, 3)
  40. #define USBSS1_STATIC_LOOPBACK_MODE_SHIFT 3
  41. #define USBSS1_STATIC_VBUS_SEL_MASK GENMASK(2, 1)
  42. #define USBSS1_STATIC_VBUS_SEL_SHIFT 1
  43. #define USBSS1_STATIC_LANE_REVERSE BIT(0)
  44. /* Modestrap modes */
  45. enum modestrap_mode { USBSS_MODESTRAP_MODE_NONE,
  46. USBSS_MODESTRAP_MODE_HOST,
  47. USBSS_MODESTRAP_MODE_PERIPHERAL};
  48. struct cdns_ti {
  49. struct device *dev;
  50. void __iomem *usbss;
  51. unsigned usb2_only:1;
  52. unsigned vbus_divider:1;
  53. struct clk *usb2_refclk;
  54. struct clk *lpm_clk;
  55. };
  56. static const int cdns_ti_rate_table[] = { /* in KHZ */
  57. 9600,
  58. 10000,
  59. 12000,
  60. 19200,
  61. 20000,
  62. 24000,
  63. 25000,
  64. 26000,
  65. 38400,
  66. 40000,
  67. 58000,
  68. 50000,
  69. 52000,
  70. };
  71. static inline u32 cdns_ti_readl(struct cdns_ti *data, u32 offset)
  72. {
  73. return readl(data->usbss + offset);
  74. }
  75. static inline void cdns_ti_writel(struct cdns_ti *data, u32 offset, u32 value)
  76. {
  77. writel(value, data->usbss + offset);
  78. }
  79. static struct cdns3_platform_data cdns_ti_pdata = {
  80. .quirks = CDNS3_DRD_SUSPEND_RESIDENCY_ENABLE, /* Errata i2409 */
  81. };
  82. static const struct of_dev_auxdata cdns_ti_auxdata[] = {
  83. {
  84. .compatible = "cdns,usb3",
  85. .platform_data = &cdns_ti_pdata,
  86. },
  87. {},
  88. };
  89. static int cdns_ti_probe(struct platform_device *pdev)
  90. {
  91. struct device *dev = &pdev->dev;
  92. struct device_node *node = pdev->dev.of_node;
  93. struct cdns_ti *data;
  94. int error;
  95. u32 reg;
  96. int rate_code, i;
  97. unsigned long rate;
  98. data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
  99. if (!data)
  100. return -ENOMEM;
  101. platform_set_drvdata(pdev, data);
  102. data->dev = dev;
  103. data->usbss = devm_platform_ioremap_resource(pdev, 0);
  104. if (IS_ERR(data->usbss)) {
  105. dev_err(dev, "can't map IOMEM resource\n");
  106. return PTR_ERR(data->usbss);
  107. }
  108. data->usb2_refclk = devm_clk_get(dev, "ref");
  109. if (IS_ERR(data->usb2_refclk)) {
  110. dev_err(dev, "can't get usb2_refclk\n");
  111. return PTR_ERR(data->usb2_refclk);
  112. }
  113. data->lpm_clk = devm_clk_get(dev, "lpm");
  114. if (IS_ERR(data->lpm_clk)) {
  115. dev_err(dev, "can't get lpm_clk\n");
  116. return PTR_ERR(data->lpm_clk);
  117. }
  118. rate = clk_get_rate(data->usb2_refclk);
  119. rate /= 1000; /* To KHz */
  120. for (i = 0; i < ARRAY_SIZE(cdns_ti_rate_table); i++) {
  121. if (cdns_ti_rate_table[i] == rate)
  122. break;
  123. }
  124. if (i == ARRAY_SIZE(cdns_ti_rate_table)) {
  125. dev_err(dev, "unsupported usb2_refclk rate: %lu KHz\n", rate);
  126. return -EINVAL;
  127. }
  128. rate_code = i;
  129. pm_runtime_enable(dev);
  130. error = pm_runtime_get_sync(dev);
  131. if (error < 0) {
  132. dev_err(dev, "pm_runtime_get_sync failed: %d\n", error);
  133. goto err;
  134. }
  135. /* assert RESET */
  136. reg = cdns_ti_readl(data, USBSS_W1);
  137. reg &= ~USBSS_W1_PWRUP_RST;
  138. cdns_ti_writel(data, USBSS_W1, reg);
  139. /* set static config */
  140. reg = cdns_ti_readl(data, USBSS_STATIC_CONFIG);
  141. reg &= ~USBSS1_STATIC_PLL_REF_SEL_MASK;
  142. reg |= rate_code << USBSS1_STATIC_PLL_REF_SEL_SHIFT;
  143. reg &= ~USBSS1_STATIC_VBUS_SEL_MASK;
  144. data->vbus_divider = device_property_read_bool(dev, "ti,vbus-divider");
  145. if (data->vbus_divider)
  146. reg |= 1 << USBSS1_STATIC_VBUS_SEL_SHIFT;
  147. cdns_ti_writel(data, USBSS_STATIC_CONFIG, reg);
  148. reg = cdns_ti_readl(data, USBSS_STATIC_CONFIG);
  149. /* set USB2_ONLY mode if requested */
  150. reg = cdns_ti_readl(data, USBSS_W1);
  151. data->usb2_only = device_property_read_bool(dev, "ti,usb2-only");
  152. if (data->usb2_only)
  153. reg |= USBSS_W1_USB2_ONLY;
  154. /* set default modestrap */
  155. reg |= USBSS_W1_MODESTRAP_SEL;
  156. reg &= ~USBSS_W1_MODESTRAP_MASK;
  157. reg |= USBSS_MODESTRAP_MODE_NONE << USBSS_W1_MODESTRAP_SHIFT;
  158. cdns_ti_writel(data, USBSS_W1, reg);
  159. /* de-assert RESET */
  160. reg |= USBSS_W1_PWRUP_RST;
  161. cdns_ti_writel(data, USBSS_W1, reg);
  162. error = of_platform_populate(node, NULL, cdns_ti_auxdata, dev);
  163. if (error) {
  164. dev_err(dev, "failed to create children: %d\n", error);
  165. goto err;
  166. }
  167. return 0;
  168. err:
  169. pm_runtime_put_sync(data->dev);
  170. pm_runtime_disable(data->dev);
  171. return error;
  172. }
  173. static int cdns_ti_remove_core(struct device *dev, void *c)
  174. {
  175. struct platform_device *pdev = to_platform_device(dev);
  176. platform_device_unregister(pdev);
  177. return 0;
  178. }
  179. static void cdns_ti_remove(struct platform_device *pdev)
  180. {
  181. struct device *dev = &pdev->dev;
  182. device_for_each_child(dev, NULL, cdns_ti_remove_core);
  183. pm_runtime_put_sync(dev);
  184. pm_runtime_disable(dev);
  185. platform_set_drvdata(pdev, NULL);
  186. }
  187. static const struct of_device_id cdns_ti_of_match[] = {
  188. { .compatible = "ti,j721e-usb", },
  189. { .compatible = "ti,am64-usb", },
  190. {},
  191. };
  192. MODULE_DEVICE_TABLE(of, cdns_ti_of_match);
  193. static struct platform_driver cdns_ti_driver = {
  194. .probe = cdns_ti_probe,
  195. .remove_new = cdns_ti_remove,
  196. .driver = {
  197. .name = "cdns3-ti",
  198. .of_match_table = cdns_ti_of_match,
  199. },
  200. };
  201. module_platform_driver(cdns_ti_driver);
  202. MODULE_ALIAS("platform:cdns3-ti");
  203. MODULE_AUTHOR("Roger Quadros <rogerq@ti.com>");
  204. MODULE_LICENSE("GPL v2");
  205. MODULE_DESCRIPTION("Cadence USB3 TI Glue Layer");