hda_controller.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Common functionality for the alsa driver code base for HD Audio.
  4. */
  5. #ifndef __SOUND_HDA_CONTROLLER_H
  6. #define __SOUND_HDA_CONTROLLER_H
  7. #include <linux/timecounter.h>
  8. #include <linux/interrupt.h>
  9. #include <sound/core.h>
  10. #include <sound/pcm.h>
  11. #include <sound/initval.h>
  12. #include <sound/hda_codec.h>
  13. #include <sound/hda_register.h>
  14. #define AZX_MAX_CODECS HDA_MAX_CODECS
  15. #define AZX_DEFAULT_CODECS 4
  16. /* driver quirks (capabilities) */
  17. /* bits 0-7 are used for indicating driver type */
  18. #define AZX_DCAPS_NO_TCSEL (1 << 8) /* No Intel TCSEL bit */
  19. #define AZX_DCAPS_NO_MSI (1 << 9) /* No MSI support */
  20. #define AZX_DCAPS_SNOOP_MASK (3 << 10) /* snoop type mask */
  21. #define AZX_DCAPS_SNOOP_OFF (1 << 12) /* snoop default off */
  22. #ifdef CONFIG_SND_HDA_I915
  23. #define AZX_DCAPS_I915_COMPONENT (1 << 13) /* bind with i915 gfx */
  24. #else
  25. #define AZX_DCAPS_I915_COMPONENT 0 /* NOP */
  26. #endif
  27. /* 14 unused */
  28. #define AZX_DCAPS_CTX_WORKAROUND (1 << 15) /* X-Fi workaround */
  29. #define AZX_DCAPS_POSFIX_LPIB (1 << 16) /* Use LPIB as default */
  30. #define AZX_DCAPS_AMD_WORKAROUND (1 << 17) /* AMD-specific workaround */
  31. #define AZX_DCAPS_NO_64BIT (1 << 18) /* No 64bit address */
  32. /* 19 unused */
  33. #define AZX_DCAPS_OLD_SSYNC (1 << 20) /* Old SSYNC reg for ICH */
  34. #define AZX_DCAPS_NO_ALIGN_BUFSIZE (1 << 21) /* no buffer size alignment */
  35. /* 22 unused */
  36. #define AZX_DCAPS_4K_BDLE_BOUNDARY (1 << 23) /* BDLE in 4k boundary */
  37. /* 24 unused */
  38. #define AZX_DCAPS_COUNT_LPIB_DELAY (1 << 25) /* Take LPIB as delay */
  39. #define AZX_DCAPS_PM_RUNTIME (1 << 26) /* runtime PM support */
  40. #define AZX_DCAPS_RETRY_PROBE (1 << 27) /* retry probe if no codec is configured */
  41. #define AZX_DCAPS_CORBRP_SELF_CLEAR (1 << 28) /* CORBRP clears itself after reset */
  42. #define AZX_DCAPS_NO_MSI64 (1 << 29) /* Stick to 32-bit MSIs */
  43. #define AZX_DCAPS_SEPARATE_STREAM_TAG (1 << 30) /* capture and playback use separate stream tag */
  44. #define AZX_DCAPS_PIO_COMMANDS (1 << 31) /* Use PIO instead of CORB for commands */
  45. enum {
  46. AZX_SNOOP_TYPE_NONE,
  47. AZX_SNOOP_TYPE_SCH,
  48. AZX_SNOOP_TYPE_ATI,
  49. AZX_SNOOP_TYPE_NVIDIA,
  50. };
  51. struct azx_dev {
  52. struct hdac_stream core;
  53. unsigned int irq_pending:1;
  54. /*
  55. * For VIA:
  56. * A flag to ensure DMA position is 0
  57. * when link position is not greater than FIFO size
  58. */
  59. unsigned int insufficient:1;
  60. };
  61. #define azx_stream(dev) (&(dev)->core)
  62. #define stream_to_azx_dev(s) container_of(s, struct azx_dev, core)
  63. struct azx;
  64. /* Functions to read/write to hda registers. */
  65. struct hda_controller_ops {
  66. /* Disable msi if supported, PCI only */
  67. int (*disable_msi_reset_irq)(struct azx *);
  68. /* Check if current position is acceptable */
  69. int (*position_check)(struct azx *chip, struct azx_dev *azx_dev);
  70. /* enable/disable the link power */
  71. int (*link_power)(struct azx *chip, bool enable);
  72. };
  73. struct azx_pcm {
  74. struct azx *chip;
  75. struct snd_pcm *pcm;
  76. struct hda_codec *codec;
  77. struct hda_pcm *info;
  78. struct list_head list;
  79. };
  80. typedef unsigned int (*azx_get_pos_callback_t)(struct azx *, struct azx_dev *);
  81. typedef int (*azx_get_delay_callback_t)(struct azx *, struct azx_dev *, unsigned int pos);
  82. struct azx {
  83. struct hda_bus bus;
  84. struct snd_card *card;
  85. struct pci_dev *pci;
  86. int dev_index;
  87. /* chip type specific */
  88. int driver_type;
  89. unsigned int driver_caps;
  90. int playback_streams;
  91. int playback_index_offset;
  92. int capture_streams;
  93. int capture_index_offset;
  94. int num_streams;
  95. int jackpoll_interval; /* jack poll interval in jiffies */
  96. /* Register interaction. */
  97. const struct hda_controller_ops *ops;
  98. /* position adjustment callbacks */
  99. azx_get_pos_callback_t get_position[2];
  100. azx_get_delay_callback_t get_delay[2];
  101. /* locks */
  102. struct mutex open_mutex; /* Prevents concurrent open/close operations */
  103. /* PCM */
  104. struct list_head pcm_list; /* azx_pcm list */
  105. /* HD codec */
  106. int codec_probe_mask; /* copied from probe_mask option */
  107. unsigned int beep_mode;
  108. bool ctl_dev_id;
  109. #ifdef CONFIG_SND_HDA_PATCH_LOADER
  110. const struct firmware *fw;
  111. #endif
  112. /* flags */
  113. int bdl_pos_adj;
  114. unsigned int running:1;
  115. unsigned int fallback_to_single_cmd:1;
  116. unsigned int single_cmd:1;
  117. unsigned int msi:1;
  118. unsigned int probing:1; /* codec probing phase */
  119. unsigned int snoop:1;
  120. unsigned int uc_buffer:1; /* non-cached pages for stream buffers */
  121. unsigned int align_buffer_size:1;
  122. unsigned int disabled:1; /* disabled by vga_switcheroo */
  123. unsigned int pm_prepared:1;
  124. /* GTS present */
  125. unsigned int gts_present:1;
  126. #ifdef CONFIG_SND_HDA_DSP_LOADER
  127. struct azx_dev saved_azx_dev;
  128. #endif
  129. };
  130. #define azx_bus(chip) (&(chip)->bus.core)
  131. #define bus_to_azx(_bus) container_of(_bus, struct azx, bus.core)
  132. static inline bool azx_snoop(struct azx *chip)
  133. {
  134. return !IS_ENABLED(CONFIG_X86) || chip->snoop;
  135. }
  136. /*
  137. * macros for easy use
  138. */
  139. #define azx_writel(chip, reg, value) \
  140. snd_hdac_chip_writel(azx_bus(chip), reg, value)
  141. #define azx_readl(chip, reg) \
  142. snd_hdac_chip_readl(azx_bus(chip), reg)
  143. #define azx_writew(chip, reg, value) \
  144. snd_hdac_chip_writew(azx_bus(chip), reg, value)
  145. #define azx_readw(chip, reg) \
  146. snd_hdac_chip_readw(azx_bus(chip), reg)
  147. #define azx_writeb(chip, reg, value) \
  148. snd_hdac_chip_writeb(azx_bus(chip), reg, value)
  149. #define azx_readb(chip, reg) \
  150. snd_hdac_chip_readb(azx_bus(chip), reg)
  151. #define azx_has_pm_runtime(chip) \
  152. ((chip)->driver_caps & AZX_DCAPS_PM_RUNTIME)
  153. /* PCM setup */
  154. static inline struct azx_dev *get_azx_dev(struct snd_pcm_substream *substream)
  155. {
  156. return substream->runtime->private_data;
  157. }
  158. unsigned int azx_get_position(struct azx *chip, struct azx_dev *azx_dev);
  159. unsigned int azx_get_pos_lpib(struct azx *chip, struct azx_dev *azx_dev);
  160. unsigned int azx_get_pos_posbuf(struct azx *chip, struct azx_dev *azx_dev);
  161. /* Stream control. */
  162. void azx_stop_all_streams(struct azx *chip);
  163. /* Allocation functions. */
  164. #define azx_alloc_stream_pages(chip) \
  165. snd_hdac_bus_alloc_stream_pages(azx_bus(chip))
  166. #define azx_free_stream_pages(chip) \
  167. snd_hdac_bus_free_stream_pages(azx_bus(chip))
  168. /* Low level azx interface */
  169. void azx_init_chip(struct azx *chip, bool full_reset);
  170. void azx_stop_chip(struct azx *chip);
  171. #define azx_enter_link_reset(chip) \
  172. snd_hdac_bus_enter_link_reset(azx_bus(chip))
  173. irqreturn_t azx_interrupt(int irq, void *dev_id);
  174. /* Codec interface */
  175. int azx_bus_init(struct azx *chip, const char *model);
  176. int azx_probe_codecs(struct azx *chip, unsigned int max_slots);
  177. int azx_codec_configure(struct azx *chip);
  178. int azx_init_streams(struct azx *chip);
  179. void azx_free_streams(struct azx *chip);
  180. #endif /* __SOUND_HDA_CONTROLLER_H */