acp-rembrandt.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
  1. // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
  2. //
  3. // This file is provided under a dual BSD/GPLv2 license. When using or
  4. // redistributing this file, you may do so under either license.
  5. //
  6. // Copyright(c) 2022 Advanced Micro Devices, Inc.
  7. //
  8. // Authors: Ajit Kumar Pandey <AjitKumar.Pandey@amd.com>
  9. // V sujith kumar Reddy <Vsujithkumar.Reddy@amd.com>
  10. /*
  11. * Hardware interface for Renoir ACP block
  12. */
  13. #include <linux/platform_device.h>
  14. #include <linux/module.h>
  15. #include <linux/err.h>
  16. #include <linux/io.h>
  17. #include <sound/pcm_params.h>
  18. #include <sound/soc.h>
  19. #include <sound/soc-dai.h>
  20. #include <linux/dma-mapping.h>
  21. #include <linux/pci.h>
  22. #include <linux/pm_runtime.h>
  23. #include "amd.h"
  24. #include "../mach-config.h"
  25. #include "acp-mach.h"
  26. #define DRV_NAME "acp_asoc_rembrandt"
  27. #define MP1_C2PMSG_69 0x3B10A14
  28. #define MP1_C2PMSG_85 0x3B10A54
  29. #define MP1_C2PMSG_93 0x3B10A74
  30. #define HOST_BRIDGE_ID 0x14B5
  31. static struct acp_resource rsrc = {
  32. .offset = 0,
  33. .no_of_ctrls = 2,
  34. .irqp_used = 1,
  35. .soc_mclk = true,
  36. .irq_reg_offset = 0x1a00,
  37. .scratch_reg_offset = 0x12800,
  38. .sram_pte_offset = 0x03802800,
  39. };
  40. static struct snd_soc_acpi_codecs amp_rt1019 = {
  41. .num_codecs = 1,
  42. .codecs = {"10EC1019"}
  43. };
  44. static struct snd_soc_acpi_codecs amp_max = {
  45. .num_codecs = 1,
  46. .codecs = {"MX98360A"}
  47. };
  48. static struct snd_soc_acpi_mach snd_soc_acpi_amd_rmb_acp_machines[] = {
  49. {
  50. .id = "10508825",
  51. .drv_name = "rmb-nau8825-max",
  52. .machine_quirk = snd_soc_acpi_codec_list,
  53. .quirk_data = &amp_max,
  54. },
  55. {
  56. .id = "AMDI0007",
  57. .drv_name = "rembrandt-acp",
  58. },
  59. {
  60. .id = "RTL5682",
  61. .drv_name = "rmb-rt5682s-rt1019",
  62. .machine_quirk = snd_soc_acpi_codec_list,
  63. .quirk_data = &amp_rt1019,
  64. },
  65. {},
  66. };
  67. static struct snd_soc_dai_driver acp_rmb_dai[] = {
  68. {
  69. .name = "acp-i2s-sp",
  70. .id = I2S_SP_INSTANCE,
  71. .playback = {
  72. .stream_name = "I2S SP Playback",
  73. .rates = SNDRV_PCM_RATE_8000_96000,
  74. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 |
  75. SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S32_LE,
  76. .channels_min = 2,
  77. .channels_max = 8,
  78. .rate_min = 8000,
  79. .rate_max = 96000,
  80. },
  81. .capture = {
  82. .stream_name = "I2S SP Capture",
  83. .rates = SNDRV_PCM_RATE_8000_48000,
  84. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 |
  85. SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S32_LE,
  86. .channels_min = 2,
  87. .channels_max = 2,
  88. .rate_min = 8000,
  89. .rate_max = 48000,
  90. },
  91. .ops = &asoc_acp_cpu_dai_ops,
  92. },
  93. {
  94. .name = "acp-i2s-bt",
  95. .id = I2S_BT_INSTANCE,
  96. .playback = {
  97. .stream_name = "I2S BT Playback",
  98. .rates = SNDRV_PCM_RATE_8000_96000,
  99. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 |
  100. SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S32_LE,
  101. .channels_min = 2,
  102. .channels_max = 8,
  103. .rate_min = 8000,
  104. .rate_max = 96000,
  105. },
  106. .capture = {
  107. .stream_name = "I2S BT Capture",
  108. .rates = SNDRV_PCM_RATE_8000_48000,
  109. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 |
  110. SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S32_LE,
  111. .channels_min = 2,
  112. .channels_max = 2,
  113. .rate_min = 8000,
  114. .rate_max = 48000,
  115. },
  116. .ops = &asoc_acp_cpu_dai_ops,
  117. },
  118. {
  119. .name = "acp-i2s-hs",
  120. .id = I2S_HS_INSTANCE,
  121. .playback = {
  122. .stream_name = "I2S HS Playback",
  123. .rates = SNDRV_PCM_RATE_8000_96000,
  124. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 |
  125. SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S32_LE,
  126. .channels_min = 2,
  127. .channels_max = 8,
  128. .rate_min = 8000,
  129. .rate_max = 96000,
  130. },
  131. .capture = {
  132. .stream_name = "I2S HS Capture",
  133. .rates = SNDRV_PCM_RATE_8000_48000,
  134. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8 |
  135. SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S32_LE,
  136. .channels_min = 2,
  137. .channels_max = 8,
  138. .rate_min = 8000,
  139. .rate_max = 48000,
  140. },
  141. .ops = &asoc_acp_cpu_dai_ops,
  142. },
  143. {
  144. .name = "acp-pdm-dmic",
  145. .id = DMIC_INSTANCE,
  146. .capture = {
  147. .rates = SNDRV_PCM_RATE_8000_48000,
  148. .formats = SNDRV_PCM_FMTBIT_S32_LE,
  149. .channels_min = 2,
  150. .channels_max = 2,
  151. .rate_min = 8000,
  152. .rate_max = 48000,
  153. },
  154. .ops = &acp_dmic_dai_ops,
  155. },
  156. };
  157. static int acp6x_master_clock_generate(struct device *dev)
  158. {
  159. int data = 0;
  160. struct pci_dev *smn_dev;
  161. smn_dev = pci_get_device(PCI_VENDOR_ID_AMD, HOST_BRIDGE_ID, NULL);
  162. if (!smn_dev) {
  163. dev_err(dev, "Failed to get host bridge device\n");
  164. return -ENODEV;
  165. }
  166. smn_write(smn_dev, MP1_C2PMSG_93, 0);
  167. smn_write(smn_dev, MP1_C2PMSG_85, 0xC4);
  168. smn_write(smn_dev, MP1_C2PMSG_69, 0x4);
  169. read_poll_timeout(smn_read, data, data, DELAY_US,
  170. ACP_TIMEOUT, false, smn_dev, MP1_C2PMSG_93);
  171. return 0;
  172. }
  173. static int rembrandt_audio_probe(struct platform_device *pdev)
  174. {
  175. struct device *dev = &pdev->dev;
  176. struct acp_chip_info *chip;
  177. struct acp_dev_data *adata;
  178. struct resource *res;
  179. u32 ret;
  180. chip = dev_get_platdata(&pdev->dev);
  181. if (!chip || !chip->base) {
  182. dev_err(&pdev->dev, "ACP chip data is NULL\n");
  183. return -ENODEV;
  184. }
  185. if (chip->acp_rev != ACP6X_DEV) {
  186. dev_err(&pdev->dev, "Un-supported ACP Revision %d\n", chip->acp_rev);
  187. return -ENODEV;
  188. }
  189. adata = devm_kzalloc(dev, sizeof(struct acp_dev_data), GFP_KERNEL);
  190. if (!adata)
  191. return -ENOMEM;
  192. res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "acp_mem");
  193. if (!res) {
  194. dev_err(&pdev->dev, "IORESOURCE_MEM FAILED\n");
  195. return -ENODEV;
  196. }
  197. adata->acp_base = devm_ioremap(&pdev->dev, res->start, resource_size(res));
  198. if (!adata->acp_base)
  199. return -ENOMEM;
  200. res = platform_get_resource_byname(pdev, IORESOURCE_IRQ, "acp_dai_irq");
  201. if (!res) {
  202. dev_err(&pdev->dev, "IORESOURCE_IRQ FAILED\n");
  203. return -ENODEV;
  204. }
  205. adata->i2s_irq = res->start;
  206. adata->dev = dev;
  207. adata->dai_driver = acp_rmb_dai;
  208. adata->num_dai = ARRAY_SIZE(acp_rmb_dai);
  209. adata->rsrc = &rsrc;
  210. adata->platform = REMBRANDT;
  211. adata->flag = chip->flag;
  212. adata->is_i2s_config = chip->is_i2s_config;
  213. adata->machines = snd_soc_acpi_amd_rmb_acp_machines;
  214. acp_machine_select(adata);
  215. dev_set_drvdata(dev, adata);
  216. if (chip->is_i2s_config && rsrc.soc_mclk) {
  217. ret = acp6x_master_clock_generate(dev);
  218. if (ret)
  219. return ret;
  220. }
  221. acp_enable_interrupts(adata);
  222. acp_platform_register(dev);
  223. pm_runtime_set_autosuspend_delay(&pdev->dev, ACP_SUSPEND_DELAY_MS);
  224. pm_runtime_use_autosuspend(&pdev->dev);
  225. pm_runtime_mark_last_busy(&pdev->dev);
  226. pm_runtime_set_active(&pdev->dev);
  227. pm_runtime_enable(&pdev->dev);
  228. return 0;
  229. }
  230. static void rembrandt_audio_remove(struct platform_device *pdev)
  231. {
  232. struct device *dev = &pdev->dev;
  233. struct acp_dev_data *adata = dev_get_drvdata(dev);
  234. acp_disable_interrupts(adata);
  235. acp_platform_unregister(dev);
  236. pm_runtime_disable(&pdev->dev);
  237. }
  238. static int __maybe_unused rmb_pcm_resume(struct device *dev)
  239. {
  240. struct acp_dev_data *adata = dev_get_drvdata(dev);
  241. struct acp_stream *stream;
  242. struct snd_pcm_substream *substream;
  243. snd_pcm_uframes_t buf_in_frames;
  244. u64 buf_size;
  245. if (adata->is_i2s_config && adata->rsrc->soc_mclk)
  246. acp6x_master_clock_generate(dev);
  247. spin_lock(&adata->acp_lock);
  248. list_for_each_entry(stream, &adata->stream_list, list) {
  249. substream = stream->substream;
  250. if (substream && substream->runtime) {
  251. buf_in_frames = (substream->runtime->buffer_size);
  252. buf_size = frames_to_bytes(substream->runtime, buf_in_frames);
  253. config_pte_for_stream(adata, stream);
  254. config_acp_dma(adata, stream, buf_size);
  255. if (stream->dai_id)
  256. restore_acp_i2s_params(substream, adata, stream);
  257. else
  258. restore_acp_pdm_params(substream, adata);
  259. }
  260. }
  261. spin_unlock(&adata->acp_lock);
  262. return 0;
  263. }
  264. static const struct dev_pm_ops rmb_dma_pm_ops = {
  265. SET_SYSTEM_SLEEP_PM_OPS(NULL, rmb_pcm_resume)
  266. };
  267. static struct platform_driver rembrandt_driver = {
  268. .probe = rembrandt_audio_probe,
  269. .remove = rembrandt_audio_remove,
  270. .driver = {
  271. .name = "acp_asoc_rembrandt",
  272. .pm = &rmb_dma_pm_ops,
  273. },
  274. };
  275. module_platform_driver(rembrandt_driver);
  276. MODULE_DESCRIPTION("AMD ACP Rembrandt Driver");
  277. MODULE_IMPORT_NS(SND_SOC_ACP_COMMON);
  278. MODULE_LICENSE("Dual BSD/GPL");
  279. MODULE_ALIAS("platform:" DRV_NAME);